Zebra2 (PandA) Functionality and Development. Isa Uzun and Tom Cobb
|
|
- Posy Patricia Fowler
- 5 years ago
- Views:
Transcription
1 Zebra2 (PandA) Functionality and Development Isa Uzun and Tom Cobb Control Systems Group 27 April 2016
2 Outline Part - I ZEBRA and Motivation Hardware Architecture Functional Capabilities Part - II Software Architecture Scientific Applications Project Status and Future Control Systems Group 27 April 2016
3 What is ZEBRA? All-in-one: Digital signal level converter Triggering Position compare Data acquisition Developed in 2013 and has been used on numerous beamlines.
4 What does ZEBRA do? Takes front panel single channel inputs TTL, LVDS, PECL, NIM, Open Collector And rear panel encoder signals A+B Quadrature decoder Pass the signals through some FPGA logic Logic gates, Position Compare circuitry etc. Output front and rear panel signals Same format as inputs, rewirable at run time
5 ZEBRA User Interface Zebra s logic and gating functions can be accessed via EPICS interface.
6 What doesn t ZEBRA do? Analogue Signals < 20ns Absolute encoder protocols Sequencing Multi channel Position Compare Table-based Position Compare Low latency data transfer High bandwidth data transfer Offer more FPGA resources Control Systems Group 27 April 2016
7 PandA Project Collaboration ZEBRA SPIETBOX Started in SOLEIL Electronics and Mechanics Diamond Firmware, Software and User IF Control Systems Group 27 April 2016 «PandA» Motion Project
8 Mechanics - Front Gigabit Ethernet 2x LVDS Input 2x Outputs Standard LPC-FMC Control Systems Group 27 April x GTX (up to 6.5 Gbps) 6x TTL Inputs (Switchable termination) 10x TTL Outputs
9 Mechanics - Rear RS232 Console 4x RS-485 Encoder Interface - Incremental - SSI - BiSS and EnDat External Clock USB Control Systems Group 27 April 2016
10 All Programmable Technology Dual-Core Processor L1/L2 Cache and OCM FPU, DMA Fixed Peripherals SelectIO >135 I/O All Programmable LVCMOS, LVDS SW Tools OS, RTOS Debugging Profiling Embedded Linux Device Drivers Socket Server EPICS* WebServer 7 Series FPGA Logic ~1M Gates DSP48, PCIe, GTP Logic functionality Physical interface Discrete IO Encoders MGT System clock > 125MHz Control Systems Group 27 April 2016
11 AXI Interconnect FPGA Architecture Processing System Programmable Logic Software Layers IP Kernel Driver Linux IP IP ARM Dual Cortex-A9 IP Large set of highly configurable IP Blocks Fully rewirable (in run-time) architecture
12 TTL/LVDS IN and OUT Connections to the outside world via front panel All registered, synchronous to the system clock Assigned onto the internal BitBus for rewiring
13 Input Encoder [x4] Input connections from back panel (RS-485) Support for Quadrature, SSI, BiSS and EnDat Run-time protocol, bit-width, rate configuration Assigned onto the internal Position Bus for rewiring
14 Output Encoder [x4] Output connections to back panel (RS-485) Support for Quadrature, SSI, BiSS and EnDat Run-time protocol, bit-width, rate configuration Rewired from the internal Position Bus
15 LUT [x8] Truth tables up to 5 variables. OUT = (A?B:C)=(A&B ~A&D) An improvement to fixed AND/OR gates.
16 SRGate [x4] Produces either a ON or OFF output Soft force inputs Edge sensitive triggering
17 Pulse Generator [x4] Produces configurable WIDTH output pulses with an optional DELAY Zero-WIDTH, Zero-DELAY possible Support for pulse trains (up to 1024 pulses).
18 Pulse Divider [x4] 32-bit pulse divider that can divide a pulse train between two outputs First Pulse output configuration
19 Counter [x8] Counts Up/Down from START with STEP on the rising edge of trigger input TRIG input is edge sensitive*
20 Sequencer [x4] Performs automatic execution of sequenced frames to produce timing signals 4 Trigger Inputs and 6 outputs with 2 Phases Supports up to 1024 frames
21 Quadrature Enc/Dec [x4] Separate from InEnc and OutEnc blocks Rewired all internally For interfacing through discrete I/O
22 Position Compare [x4] Rewirable input from Position Bus Linearly spaced pulse outputs (START, STEP and WIDTH) Irregular pulse outputs using a user-defined table
23 ADC Commercial FMC module 8 Channels, 1MSps Average, Sum and Difference modes of operation Wired through the Position Bus
24 Misc Blocks [4x] Clocks [4x] Soft Bits [2x] Table-based Position Generator [2x] Position Adder
25 Position Capture Can capture EVERYTHING* internal Capture and Frame modes of operation Pay attention to data throughput, limited by Geth. (Trigger Rate x Number of Fields)
26 Software Architecture Setup Web GUI EDM / CS-Studio Run HDF File Websocket CA File Web Server EPICS TANGO TCP TCP TCP TCP Control TCP Server Data
27 TCP Server Control Interfaces to FPGA over registers Publishes socket endpoint with simple ASCII command response protocol, E.g. Server TTLIN1.TERM=50-Ohm OK Block structure defined in configuration file Data Received from FPGA via DMA using kernel driver Publishes socket endpoint with ASCII, BASE64 or BINARY data frame encoding
28 Web Server Malcolm Publishes websocket endpoint with JSON protocol Block structure defined by querying TCP server Save/Load functionality Can be run on or off the box When run off the box allows setup of areadetector plugin chain for file writing
29 Web GUI Rewiring of blocks Setting parameters Save/Load Used for setup
30 EPICS Interface Fixed block setup for common use cases Static CS-Studio or EDM GUI Connects to DATA port areadetector driver produces NDArrays that are written to HDF file Used for runtime TANGO will be similar for SOLEIL
31 Scientific Applications Proposed use cases: Snake scan with time based pulses Averaging ADC values between position based pulses
32 Snake scan with time based pulses Position compare to start each row Regularly spaced time based pulses within each row Reverse alternate rows Capture motor positions at centre of each frame
33 Snake scan with time based pulses 2 PCOMP blocks produce start of row SEQ block produces time based pulses Delay ½ deadtime for Det Delay ½ (deadtime + exposure) for PCAP
34 Non-linear motor velocity Regularly spaced position based pulses Capture motor positions at centre of each frame Capture average ADC value over frame ADC Averaging
35 PCOMP1 produces n+1 frame signals PCOMP2 produces n capture signals PCAP set to average ADC value over frame PCAP set to capture Motor ADC Averaging
36 Project Status First prototypes beginning of July 2016 Initial production run: 2 units for I08 and I18 mapping project October 2016 Bigger production run Q When beamlines use Malcolm, they will use Zebra2 instead of Zebra
37 Future upgrades 24V I/O FMC being developed for I08 After initial production run, highest priority is ADCs D-tacq 4 channel 1MS/s 18-bit FMC Position compare and capture Using the extra Gigabit ethernet transceivers to share data among many Zebra2s Timing system integration for limited EVR type functionality Quantum Detectors will commercialise
Zynq platform and related instruments
Libera Single Pass E / Matjaž Žnidarčič, 12.10.2012 Zynq platform and related instruments Peter Leban, DEELS, June 2017, Paris Content Peter's project Company's projects (continuation) (continuation) LAST
More informationNew GRABLINK Frame Grabbers
New GRABLINK Frame Grabbers Full-Featured Base, High-quality Medium and video Full capture Camera boards Link Frame Grabbers GRABLINK Full Preliminary GRABLINK DualBase Preliminary GRABLINK Base GRABLINK
More informationEXOSTIV TM. Frédéric Leens, CEO
EXOSTIV TM Frédéric Leens, CEO A simple case: a video processing platform Headers & controls per frame : 1.024 bits 2.048 pixels 1.024 lines Pixels per frame: 2 21 Pixel encoding : 36 bit Frame rate: 24
More informationNutaq. PicoDigitizer-125. Up to 64 Channels, 125 MSPS ADCs, FPGA-based DAQ Solution With Up to 32 Channels, 1000 MSPS DACs PRODUCT SHEET. nutaq.
Nutaq Up to 64 Channels, 125 MSPS ADCs, FPGA-based DAQ Solution With Up to 32 Channels, 1000 MSPS DACs PRODUCT SHEET QUEBEC I MONTREAL I N E W YO R K I nutaq.com Nutaq The PicoDigitizer 125-Series is a
More informationGFT Channel Digital Delay Generator
Features 20 independent delay Channels 100 ps resolution 25 ps rms jitter 10 second range Output pulse up to 6 V/50 Ω Independent trigger for every channel Fours Triggers Three are repetitive from three
More informationFeatures of the 745T-20C: Applications of the 745T-20C: Model 745T-20C 20 Channel Digital Delay Generator
20 Channel Digital Delay Generator Features of the 745T-20C: 20 Independent delay channels - 100 ps resolution - 25 ps rms jitter - 10 second range Output pulse up to 6 V/50 Ω Independent trigger for every
More informationTHE LXI IVI PROGRAMMING MODEL FOR SYNCHRONIZATION AND TRIGGERING
THE LXI IVI PROGRAMMIG MODEL FOR SCHROIZATIO AD TRIGGERIG Lynn Wheelwright 3751 Porter Creek Rd Santa Rosa, California 95404 707-579-1678 lynnw@sonic.net Abstract - The LXI Standard provides three synchronization
More informationOscilloscopes, logic analyzers ScopeLogicDAQ
Oscilloscopes, logic analyzers ScopeLogicDAQ ScopeLogicDAQ 2.0 is a comprehensive measurement system used for data acquisition. The device includes a twochannel digital oscilloscope and a logic analyser
More informationDRS Application Note. Integrated VXS SIGINT Digital Receiver/Processor. Technology White Paper. cwcembedded.com
Technology White Paper DRS Application Note tegrated VXS SIGINT Digital Receiver/Processor Figure 1: DRS Tuner and Curtiss-Wright DSP Engine troduction This application note describes a notional Signals
More informationFPGA Development for Radar, Radio-Astronomy and Communications
John-Philip Taylor Room 7.03, Department of Electrical Engineering, Menzies Building, University of Cape Town Cape Town, South Africa 7701 Tel: +27 82 354 6741 email: tyljoh010@myuct.ac.za Internet: http://www.uct.ac.za
More informationUNIIQA+ NBASE-T Monochrome CMOS LINE SCAN CAMERA
UNIIQA+ NBASE-T Monochrome CMOS LINE SCAN CAMERA Datasheet Features Cmos Monochrome Sensor : 4096 RGB Pixels 5x5µm 2048 RGB Pixels 10x10µm Interface : NBASE-T (up to 5Gb/s) Line Rate : Up to 140 kl/s in
More informationProduct Information. EIB 700 Series External Interface Box
Product Information EIB 700 Series External Interface Box June 2013 EIB 700 Series The EIB 700 units are external interface boxes for precise position measurement. They are ideal for inspection stations
More informationScalable, intelligent image processing board for highest requirements on image acquisition and processing over long distances by optical connection
i Product Profile of Scalable, intelligent image processing board for highest requirements on image acquisition and processing over long distances by optical connection First Camera Link HS F2 Frame grabber
More informationExperiment: FPGA Design with Verilog (Part 4)
Department of Electrical & Electronic Engineering 2 nd Year Laboratory Experiment: FPGA Design with Verilog (Part 4) 1.0 Putting everything together PART 4 Real-time Audio Signal Processing In this part
More informationDigital Front End (DFE) Training. DFE Overview
Digital Front End (DFE) Training DFE Overview 1 Agenda High speed Data Converter Systems Overview DFE High level Overview DFE Functional Block Diagrams DFE Features DFE System Use Cases DFE Configuration
More informationTHE DIAGNOSTICS BACK END SYSTEM BASED ON THE IN HOUSE DEVELOPED A DA AND A D O BOARDS
THE DIAGNOSTICS BACK END SYSTEM BASED ON THE IN HOUSE DEVELOPED A DA AND A D O BOARDS A. O. Borga #, R. De Monte, M. Ferianis, L. Pavlovic, M. Predonzani, ELETTRA, Trieste, Italy Abstract Several diagnostic
More informationDesign and Implementation of an AHB VGA Peripheral
Design and Implementation of an AHB VGA Peripheral 1 Module Overview Learn about VGA interface; Design and implement an AHB VGA peripheral; Program the peripheral using assembly; Lab Demonstration. System
More informationmicroenable 5 marathon ACL Product Profile of microenable 5 marathon ACL Datasheet microenable 5 marathon ACL
i Product Profile of Scalable, intelligent high performance frame grabber for highest requirements on image acquisition and preprocessing by robust industrial MV standards All formats of Camera Link standard
More informationGFT Channel Slave Generator
GFT1018 8 Channel Slave Generator Features 8 independent delay channels 1 ps time resolution < 100 ps rms jitter for optical triggered delays 1 second range Electrical or optical output Three trigger modes
More informationC8000. sync interface. External sync auto format sensing : AES, Word Clock, Video Reference
features Standard sync module for a frame Internal sync @ 44.1 / 48 / 88.2 / 96kHz External sync auto format sensing : AES, Word Clock, Video Reference Video Reference : Black Burst (NTSC or PAL) Composite
More information(Catalog No HSCE) Product Data
(Catalog No. 1746-HSCE) Product Data The High-Speed Counter Module, Catalog Number 1746-HSCE, is used in control applications where the ability to detect high-speed machine or process motion is critical.
More informationmicroenable IV AD4-LVDS Product Profile of microenable IV AD4-LVDS Datasheet microenable IV AD4-LVDS
i Product Profile of Scalable, intelligent frame grabber for highest requirements on image acquisition and preprocessing High LVDS compliance combined with modern technology PCIe technology Modern software
More informationAn Overview of Beam Diagnostic and Control Systems for AREAL Linac
An Overview of Beam Diagnostic and Control Systems for AREAL Linac Presenter G. Amatuni Ultrafast Beams and Applications 04-07 July 2017, CANDLE, Armenia Contents: 1. Current status of existing diagnostic
More informationarxiv: v1 [physics.ins-det] 30 Mar 2015
FPGA based High Speed Data Acquisition System for High Energy Physics Application Swagata Mandal, Suman Sau, Amlan Chakrabarti, Subhasis Chattopadhyay VLSID-20, Design Contest track, Honorable Mention
More informationFRONT-END AND READ-OUT ELECTRONICS FOR THE NUMEN FPD
FRONT-END AND READ-OUT ELECTRONICS FOR THE NUMEN FPD D. LO PRESTI D. BONANNO, F. LONGHITANO, D. BONGIOVANNI, S. REITO INFN- SEZIONE DI CATANIA D. Lo Presti, NUMEN2015 LNS, 1-2 December 2015 1 OVERVIEW
More informationSignalTap Plus System Analyzer
SignalTap Plus System Analyzer June 2000, ver. 1 Data Sheet Features Simultaneous internal programmable logic device (PLD) and external (board-level) logic analysis 32-channel external logic analyzer 166
More informationLogic Analyzer Auto Run / Stop Channels / trigger / Measuring Tools Axis control panel Status Display
Logic Analyzer The graphical user interface of the Logic Analyzer fits well into the overall design of the Red Pitaya applications providing the same operating concept. The Logic Analyzer user interface
More informationDT9837 Series. High Performance, USB Powered Modules for Sound & Vibration Analysis. Key Features:
DT9837 Series High Performance, Powered Modules for Sound & Vibration Analysis The DT9837 Series high accuracy dynamic signal acquisition modules are ideal for portable noise, vibration, and acoustic measurements.
More informationEAN-Performance and Latency
EAN-Performance and Latency PN: EAN-Performance-and-Latency 6/4/2018 SightLine Applications, Inc. Contact: Web: sightlineapplications.com Sales: sales@sightlineapplications.com Support: support@sightlineapplications.com
More informationAD16-64(LPCI)LA. Non-isolated high precision analog input board for Low Profile PCI AD16-64(LPCI)LA 1. Ver.1.01
Non-isolated high precision analog board for Low Profile PCI AD16-64(LPCI)LA * Specifications, color and design of the products are subject to change without notice. This product is a PCI bus compatible
More informationDNT0212 Network Processor
DNT0212 Network Processor TECHNICAL DATA 32 inputs from Dante TM receive channels 2 analog line level inputs 16 outputs to Dante TM transmit channels 8 line level analog outputs 4 mic/line level analog
More informationLatest Timing System Developments
Latest Timing System Developments Jukka Pietarinen EPICS Collaboration Meeting Shanghai March 2008 25.4.2007 Register Map Changes (new register mapping) CompactPCI boards implement new register mapping
More informationDX-10 tm Digital Interface User s Guide
DX-10 tm Digital Interface User s Guide GPIO Communications Revision B Copyright Component Engineering, All Rights Reserved Table of Contents Foreword... 2 Introduction... 3 What s in the Box... 3 What
More informationDIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES
DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES 1 Learning Objectives 1. Explain the function of a multiplexer. Implement a multiplexer using gates. 2. Explain the
More informationDNT0212 Network Processor
DNT0212 Network Processor TECHNICAL DATA 32 inputs from Dante TM receive channels 2 analog line level inputs 16 outputs to Dante TM transmit channels 8 line level analog outputs 4 mic/line level analog
More informationEnsemble. Multi-Axis Motion Controller Software. Up to 10 axes of coordinated motion
Ensemble Multi-Axis Motion Controller Software Up to 10 axes of coordinated motion Multiple 10-axis systems can be controlled by a single PC via Ethernet or USB Controller architecture capable of coordinating
More informationLaboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)
Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6. - Introductory Digital Systems Laboratory (Spring 006) Laboratory - Introduction to Digital Electronics
More informationBrilliance. Electron Beam Position Processor
Brilliance Electron Beam Position Processor Many instruments. Many people. Working together. Stability means knowing your machine has innovative solutions. For users, stability means a machine achieving
More informationDT3162. Ideal Applications Machine Vision Medical Imaging/Diagnostics Scientific Imaging
Compatible Windows Software GLOBAL LAB Image/2 DT Vision Foundry DT3162 Variable-Scan Monochrome Frame Grabber for the PCI Bus Key Features High-speed acquisition up to 40 MHz pixel acquire rate allows
More informationPEP-II longitudinal feedback and the low groupdelay. Dmitry Teytelman
PEP-II longitudinal feedback and the low groupdelay woofer Dmitry Teytelman 1 Outline I. PEP-II longitudinal feedback and the woofer channel II. Low group-delay woofer topology III. Why do we need a separate
More informationMajor Differences Between the DT9847 Series Modules
DT9847 Series Dynamic Signal Analyzer for USB With Low THD and Wide Dynamic Range The DT9847 Series are high-accuracy, dynamic signal acquisition modules designed for sound and vibration applications.
More informationDESIGN OF A MEASUREMENT PLATFORM FOR COMMUNICATIONS SYSTEMS
DESIGN OF A MEASUREMENT PLATFORM FOR COMMUNICATIONS SYSTEMS P. Th. Savvopoulos. PhD., A. Apostolopoulos, L. Dimitrov 3 Department of Electrical and Computer Engineering, University of Patras, 65 Patras,
More informationFPGA Design with VHDL
FPGA Design with VHDL Justus-Liebig-Universität Gießen, II. Physikalisches Institut Ming Liu Dr. Sören Lange Prof. Dr. Wolfgang Kühn ming.liu@physik.uni-giessen.de Lecture Digital design basics Basic logic
More informationCertus TM Silicon Debug: Don t Prototype Without It by Doug Amos, Mentor Graphics
Certus TM Silicon Debug: Don t Prototype Without It by Doug Amos, Mentor Graphics FPGA PROTOTYPE RUNNING NOW WHAT? Well done team; we ve managed to get 100 s of millions of gates of FPGA-hostile RTL running
More informationR.G.O. 32 BIT CAMAC COUNTER MODULE USER MANUAL
R.G.O. 32 BIT CAMAC COUNTER MODULE USER MANUAL C.S. Amos / D.J. Steel 16th August 1993 Copyright R.G.O. August 1993 1. General description. 3 2. Encoder formats 3 2.1 A quad B type encoders... 3 2.2 Up/down
More informationAI-1204Z-PCI. Features. 10MSPS, 12-bit Analog Input Board for PCI AI-1204Z-PCI 1. Ver.1.04
10MSPS, 12-bit Analog Board for PCI AI-1204Z-PCI * Specifications, color and design of the products are subject to change without notice. This product is a PCI bus-compliant interface board that expands
More informationHigh Speed Data Acquisition Cards
High Speed Data Acquisition Cards TPCE TPCE-LE TPCE-I TPCX 2016 Elsys AG www.elsys-instruments.com 1 Product Overview Elsys Data Acquisition Cards are high speed high precision digitizer modules. Based
More informationUNiiQA+ NBASE-T CMOS COLOUR CAMERA
Datasheet UNiiQA+ NBASE-T CMOS COLOUR CAMERA Features Cmos Colour Sensor : 4096 RGB Pixels 5x5µm (Full Definition) 2048 RGB Pixels 10x10µm (True Colour) Interface : NBASE-T (up to 5Gb/s) Line Rate : 50
More informationUser Manual K.M.E. Dante Module
User Manual K.M.E. Dante Module Index 1. General Information regarding the K.M.E. Dante Module... 1 1.1 Stream Processing... 1 1.2 Recommended Setup Method... 1 1.3 Hints about Switches in a Dante network...
More informationBUSES IN COMPUTER ARCHITECTURE
BUSES IN COMPUTER ARCHITECTURE The processor, main memory, and I/O devices can be interconnected by means of a common bus whose primary function is to provide a communication path for the transfer of data.
More informationThe Backlog The Scope The Approach The Trends
BPM Development at Instrumentation Technologies Rok Hrovatin, Borut Baričevič, Tomaž Beltram, Matej Kenda 8th DITANET workshop on BPMs, Januar 202 rok.hrovatin@i-tech.si The Backlog The Scope The Approach
More informationBenchtop Portability with ATE Performance
Benchtop Portability with ATE Performance Features: Configurable for simultaneous test of multiple connectivity standard Air cooled, 100 W power consumption 4 RF source and receive ports supporting up
More informationDT9834 Series High-Performance Multifunction USB Data Acquisition Modules
DT9834 Series High-Performance Multifunction USB Data Acquisition Modules DT9834 Series High Performance, Multifunction USB DAQ Key Features: Simultaneous subsystem operation on up to 32 analog input channels,
More informationProgrammable Logic Design Techniques II
Programmable Logic Design Techniques II. p. 1 Programmable Logic Design Techniques II Almost all digital signal processing requires that information is recorded, possibly manipulated and then stored in
More informationThe TRIGGER/CLOCK/SYNC Distribution for TJNAF 12 GeV Upgrade Experiments
1 1 1 1 1 1 1 1 0 1 0 The TRIGGER/CLOCK/SYNC Distribution for TJNAF 1 GeV Upgrade Experiments William GU, et al. DAQ group and Fast Electronics group Thomas Jefferson National Accelerator Facility (TJNAF),
More informationUpdate on DAQ for 12 GeV Hall C
Update on DAQ for 12 GeV Hall C Brad Sawatzky Hall C Winter User Group Meeting Jan 20, 2017 SHMS/HMS Trigger/Electronics H. Fenker 2 SHMS / HMS Triggers SCIN = 3/4 hodoscope planes CER = Cerenkov(s) STOF
More informationHD-SDI Express User Training. J.Egri 4/09 1
HD-SDI Express User Training J.Egri 4/09 1 Features SDI interface Supports 720p, 1080i and 1080p formats. Supports SMPTE 292M serial interface operating at 1.485 Gbps. Supports SMPTE 274M and 296M framing.
More informationEN2911X: Reconfigurable Computing Topic 01: Programmable Logic. Prof. Sherief Reda School of Engineering, Brown University Fall 2014
EN2911X: Reconfigurable Computing Topic 01: Programmable Logic Prof. Sherief Reda School of Engineering, Brown University Fall 2014 1 Contents 1. Architecture of modern FPGAs Programmable interconnect
More informationR5 RIC Quickstart R5 RIC. R5 RIC Quickstart. Saab TransponderTech AB. Appendices. Project designation. Document title. Page 1 (25)
Appendices 1 (25) Project designation R5 RIC Document title CONTENTS 2 (25) 1 References... 4 2 Dimensions... 5 3 Connectors... 6 3.1 Power input... 6 3.2 Video I... 6 3.3 Video Q... 6 3.4 Sync... 6 3.5
More informationDesign and Implementation of SOC VGA Controller Using Spartan-3E FPGA
Design and Implementation of SOC VGA Controller Using Spartan-3E FPGA 1 ARJUNA RAO UDATHA, 2 B.SUDHAKARA RAO, 3 SUDHAKAR.B. 1 Dept of ECE, PG Scholar, 2 Dept of ECE, Associate Professor, 3 Electronics,
More informationProduct Profile of microenable 5 VQ8-CXP6D ironman
i Product Profile of Scalable, intelligent image processing board for ultimate requirements on image acquisition and processing by new generation standard Support of fastest CoaXPress cameras Easy-to-use
More informationList of the CMOS 4000 series Dual tri-input NOR Gate and Inverter Quad 2-input NOR gate Dual 4-input NOR gate
List of the CMOS 4000 series 4000 - Dual tri-input NOR Gate and Inverter 4001 - Quad 2-input NOR gate 4002 - Dual 4-input NOR gate 4006-18 stage Shift register 4007 - Dual Complementary Pair Plus Inverter
More informationMTL Software. Overview
MTL Software Overview MTL Windows Control software requires a 2350 controller and together - offer a highly integrated solution to the needs of mechanical tensile, compression and fatigue testing. MTL
More informationFPGA Design. Part I - Hardware Components. Thomas Lenzi
FPGA Design Part I - Hardware Components Thomas Lenzi Approach We believe that having knowledge of the hardware components that compose an FPGA allow for better firmware design. Being able to visualise
More informationGALILEO Timing Receiver
GALILEO Timing Receiver The Space Technology GALILEO Timing Receiver is a triple carrier single channel high tracking performances Navigation receiver, specialized for Time and Frequency transfer application.
More informationCESR BPM System Calibration
CESR BPM System Calibration Joseph Burrell Mechanical Engineering, WSU, Detroit, MI, 48202 (Dated: August 11, 2006) The Cornell Electron Storage Ring(CESR) uses beam position monitors (BPM) to determine
More informationCBF500 High resolution Streak camera
High resolution Streak camera Features 400 900 nm spectral sensitivity 5 ps impulse response 10 ps trigger jitter Trigger external or command 5 to 50 ns analysis duration 1024 x 1024, 12-bit readout camera
More informationVIRTUAL INSTRUMENTATION
VIRTUAL INSTRUMENTATION Virtual instrument an equimplent that allows accomplishment of measurements using the computer. It looks like a real instrument, but its operation and functionality is essentially
More informationAI-1616L-LPE. Features. High-precision Analog input board (Low Profile size) for PCI Express AI-1616L-LPE 1. Ver.1.02 Ver.1.01
High-precision Analog input board (Low Profile size) for PCI Express AI-1616L-LPE This product is a multi-function, PCI Express bus-compliant interface board that incorporates high-precision 16-bit analog
More informationEnsemble QLAB. Stand-Alone, 1-4 Axes Piezo Motion Controller. Control 1 to 4 axes of piezo nanopositioning stages in open- or closed-loop operation
Ensemble QLAB Motion Controllers Ensemble QLAB Stand-Alone, 1-4 Axes Piezo Motion Controller Control 1 to 4 axes of piezo nanopositioning stages in open- or closed-loop operation Configurable open-loop
More informationIMAGING GROUP. * With dual port readout at 16MHz/port Detector shown with a C-mount nose and lens, sold separately
The from Princeton Instruments is the ultimate scientific, intensified CCD camera (ICCD) system, featuring a 1k x 1k interline CCD fiberoptically coupled to Gen III filmless intensifiers. These intensifiers
More informationmicroenable IV AD1-PoCL Product Profile of microenable IV AD1-PoCL Datasheet microenable IV AD1-PoCL
i Product Profile of Scalable, intelligent frame grabber for image acquisition and OEM projects Base to Medium incl DualBase format frame grabber PoCL SafePower Broad camera support No camera file needed
More informationATS MS/s 8-Bit PCI Digitizer
2 channels sampled at 8-bit resolution 50 MS/s simultaneous real-time sampling rate on each input ±20mV to ±20V input range 256 Kilo samples of on-board acquisition memory per channel AlazarDSO Oscilloscope
More informationmicroenable IV AS1-PoCL Product Profile of microenable IV AS1-PoCL Datasheet microenable IV AS1-PoCL
i Product Profile of Scalable, intelligent frame grabber for image acquisition and OEM projects Single channel, Base format frame grabber PoCL SafePower Broad camera support No camera file needed Image
More informationSHENZHEN H&Y TECHNOLOGY CO., LTD
Chapter I Model801, Model802 Functions and Features 1. Completely Compatible with the Seventh Generation Control System The eighth generation is developed based on the seventh. Compared with the seventh,
More informationLogiCORE IP Video Timing Controller v3.0
LogiCORE IP Video Timing Controller v3.0 Product Guide Table of Contents Chapter 1: Overview Standards Compliance....................................................... 6 Feature Summary............................................................
More informationIn-process inspection: Inspector technology and concept
Inspector In-process inspection: Inspector technology and concept Need to inspect a part during production or the final result? The Inspector system provides a quick and efficient method to interface a
More informationE M E - Antenna Controller System - OE5JFL. Block diagram
E M E - Antenna Controller System - OE5JFL Block diagram 1.Controller board Page 2 of 12 Short description of the features - Computation of position (without PC!) for Moon, Sun, Cassiopeia, Cygnus, Sagittarius,
More informationDT9857E. Key Features: Dynamic Signal Analyzer for Sound and Vibration Analysis Expandable to 64 Channels
DT9857E Dynamic Signal Analyzer for Sound and Vibration Analysis Expandable to 64 Channels The DT9857E is a high accuracy dynamic signal acquisition module for noise, vibration, and acoustic measurements
More informationLAX_x Logic Analyzer
Legacy documentation LAX_x Logic Analyzer Summary This core reference describes how to place and use a Logic Analyzer instrument in an FPGA design. Core Reference CR0103 (v2.0) March 17, 2008 The LAX_x
More informationTrigger synchronization and phase coherent in high speed multi-channels data acquisition system
White Paper Trigger synchronization and phase coherent in high speed multi-channels data acquisition system Synopsis Trigger synchronization and phase coherent acquisition over multiple Data Acquisition
More informationB. The specified product shall be manufactured by a firm whose quality system is in compliance with the I.S./ISO 9001/EN 29001, QUALITY SYSTEM.
VideoJet 8000 8-Channel, MPEG-2 Encoder ARCHITECTURAL AND ENGINEERING SPECIFICATION Section 282313 Closed Circuit Video Surveillance Systems PART 2 PRODUCTS 2.01 MANUFACTURER A. Bosch Security Systems
More informationDESIGN PHILOSOPHY We had a Dream...
DESIGN PHILOSOPHY We had a Dream... The from-ground-up new architecture is the result of multiple prototype generations over the last two years where the experience of digital and analog algorithms and
More informationComputer Systems Architecture
Computer Systems Architecture Fundamentals Of Digital Logic 1 Our Goal Understand Fundamentals and basics Concepts How computers work at the lowest level Avoid whenever possible Complexity Implementation
More informationImproving EPICS IOC Application (EPICS user experience)
Improving EPICS IOC Application (EPICS user experience) Shantha Condamoor Instrumentation and Controls Division 1 to overcome some Software Design limitations A specific use case will be taken as an example
More informationData Converters and DSPs Getting Closer to Sensors
Data Converters and DSPs Getting Closer to Sensors As the data converters used in military applications must operate faster and at greater resolution, the digital domain is moving closer to the antenna/sensor
More informationA Fast Constant Coefficient Multiplier for the XC6200
A Fast Constant Coefficient Multiplier for the XC6200 Tom Kean, Bernie New and Bob Slous Xilinx Inc. Abstract. We discuss the design of a high performance constant coefficient multiplier on the Xilinx
More informationDigital Delay / Pulse Generator DG535 Digital delay and pulse generator (4-channel)
Digital Delay / Pulse Generator Digital delay and pulse generator (4-channel) Digital Delay/Pulse Generator Four independent delay channels Two fully defined pulse channels 5 ps delay resolution 50 ps
More informationDigital Blocks Semiconductor IP
Digital Blocks Semiconductor IP General Description The Digital Blocks core is a full function equivalent to the Motorola MC6845 device. The interfaces a microprocessor to a raster-scan CRT display. The
More informationSapera LT 8.0 Acquisition Parameters Reference Manual
Sapera LT 8.0 Acquisition Parameters Reference Manual sensors cameras frame grabbers processors software vision solutions P/N: OC-SAPM-APR00 www.teledynedalsa.com NOTICE 2015 Teledyne DALSA, Inc. All rights
More informationMicroincrements IP67-related solutions
technology microincrements Keywords microincrements Distributed Clocks EtherCAT EtherCAT Box IP 67 EP50 encoder Microincrements IP67-related solutions This application example describes how an EP50 EtherCAT
More informationPress Publications CMC-99 CMC-141
Press Publications CMC-99 CMC-141 MultiCon = Meter + Controller + Recorder + HMI in one package, part I Introduction The MultiCon series devices are advanced meters, controllers and recorders closed in
More informationLogiCORE IP AXI Video Direct Memory Access v5.01.a
LogiCORE IP AXI Video Direct Memory Access v5.01.a Product Guide Table of Contents Chapter 1: Overview Feature Summary.................................................................. 9 Applications.....................................................................
More informationModeling Digital Systems with Verilog
Modeling Digital Systems with Verilog Prof. Chien-Nan Liu TEL: 03-4227151 ext:34534 Email: jimmy@ee.ncu.edu.tw 6-1 Composition of Digital Systems Most digital systems can be partitioned into two types
More informationSundance Multiprocessor Technology Limited. Capture Demo For Intech Unit / Module Number: C Hong. EVP6472 Intech Demo. Abstract
Sundance Multiprocessor Technology Limited EVP6472 Intech Demo Unit / Module Description: Capture Demo For Intech Unit / Module Number: EVP6472-SMT949 Document Issue Number 1.1 Issue Data: 27th April 2012
More informationEECS 373 Design of Microprocessor-Based Systems
EECS 373 Design of Microprocessor-Based Systems A day of Misc. Topics Mark Brehob University of Michigan Lecture 12: Finish up Analog and Digital converters Finish design rules Quick discussion of MMIO
More informationGo BEARS~ What are Machine Structures? Lecture #15 Intro to Synchronous Digital Systems, State Elements I C
CS6C L5 Intro to SDS, State Elements I () inst.eecs.berkeley.edu/~cs6c CS6C : Machine Structures Lecture #5 Intro to Synchronous Digital Systems, State Elements I 28-7-6 Go BEARS~ Albert Chae, Instructor
More informationFPGA Laboratory Assignment 4. Due Date: 06/11/2012
FPGA Laboratory Assignment 4 Due Date: 06/11/2012 Aim The purpose of this lab is to help you understanding the fundamentals of designing and testing memory-based processing systems. In this lab, you will
More informationIT T35 Digital system desigm y - ii /s - iii
UNIT - III Sequential Logic I Sequential circuits: latches flip flops analysis of clocked sequential circuits state reduction and assignments Registers and Counters: Registers shift registers ripple counters
More informationSundance Multiprocessor Technology Limited. Capture Demo For Intech Unit / Module Number: C Hong. EVP6472 Intech Demo. Abstract
Sundance Multiprocessor Technology Limited EVP6472 Intech Demo Unit / Module Description: Capture Demo For Intech Unit / Module Number: EVP6472-SMT909 Document Issue Number 1.1 Issue Data: 25th Augest
More information