H-DFT: A HYBRID DFT ARCHITECTURE FOR LOW-COST HIGH QUALITY STRUCTURAL TESTING
|
|
- Candice Burke
- 5 years ago
- Views:
Transcription
1 H-DFT: A HYBRID DFT ARCHITECTURE FOR LOW-COST HIGH QUALITY STRUCTURAL TESTING David M. Wu*, Mike Lin, Subhasish Mita, Kee Sup Kim, Anil Sabbavaapu, Talal Jabe, Pete Johnson, Dale Mach, Geg Paish Intel Copoation Abstact This pape descibes a Hybid DFT (H-DFT) achitectue fo low-cost, high quality stuctual testing in the high volume manufactuing (HVM) envionment. This stuctue efficiently combines seveal testing and test data compession appoaches to enable application of a huge amount of ATPG and Weighed Random-BIST (WR-BIST) pattens. Results obtained fom the application of the H-DFT technique to industial designs demonstate significant savings in test cost in tems of test data volume and test application time without compomising test quality. Implementation of the H- DFT achitectue on Intel ASIC and micopocesso designs ae descibed. 1. Intoduction Stuctual testing has been used fo decades to educe oveall test cost as well as to aid silicon debug and fault diagnosis [Eichelbege 77, 91]. Vaious foms of stuctual tests such as scan test, logic BIST and memoy BIST [Badell 97, Lin 93, Wu 02] ae used to sceen manufactuing defects to achieve an acceptable DPM level. Intel made a stategic decision seveal yeas ago to gadually shift fom taditional functional testing to stuctual testing [Wu 99]. The key motivation behind this paadigm shift is to minimize the need fo highspeed functional testes and manual test witing effots. Stuctual test, howeve, is facing a big challenge of eve inceasing test data volume and test time due to exponential gowth in the numbe of tansistos pe die, and the need to apply not only stuck-at test pattens but also delay test pattens such as tansition fault pattens. Huge patten size not only inceases test time but also equies additional teste memoy on stuctual testes with inceasing capital cost. Theefoe, it is highly desiable to develop Design fo Testability techniques to significantly educe teste memoy equiements and test time. To facilitate late discussion, a high-level achitectue of a commecial stuctual teste suppoting scan tests is shown in Fig The teste contains a fixed numbe of scan-in channels that ae connected to inputs of scan chains. Each scan-in channel has its own patten memoy to stoe the test pattens applied to the scan input connected to that channel. Similaly, a teste contains a fixed numbe of scan-out channels with patten memoy fo each channel to stoe expected esponse at the scan output connected to that channel. The depth of the patten memoy associated with a scan channel is equal to the maximum numbe of enties that can be stoed in that memoy. In geneal, the depths of patten memoies of scan-in and scan-out channels ae the same. The patten memoies associated with scan-in and scan-out channels ae significantly deepe compaed to those associated with geneal-pupose channels. Nonetheless, fo vey lage chips, such as an Intel micopocesso, the lage patten memoy still may not be enough to apply all equied test pattens. One specific High Volume Manufactuing (HVM) poblem we faced is descibed as follows: Due to the ulta lage numbe of logic gates to be tested, the amount of ATPG pattens exceeds the teste memoy allocation. One of ou test stategy is to apply on-chip Weighted Random BIST (WR-BIST) test pattens to detect easy stuck-at and tansition faults, and continue with ATPG to geneate test pattens tageting difficult stuck-at and tansition faults. Howeve, Ou design may have souces of unknown logic values (X s). As a esult, the cicuit esponse to WR-BIST test pattens cannot be compacted using a Multiple-Input-Signatue-Registe (MISR). To ovecome this poblem, we intentionally bought out the WR-BIST outputs to the egula scan out channels. Once we have done that, anothe issue sufaced: The combined WR-BIST and ATPG pattens and esponses may equie moe teste memoy than the entie teste patten memoy available. The H-DFT achitectue pesented in this pape povides a vey efficient solution to the above poblem without any /03 $17.00 Copyight 2003 IEEE ITC INTERNATIONAL TEST CONFERENCE 1229
2 majo change to the coe design and equiing vey little change to existing DFT and test tool flows. Dive Patten memoy -in channels chain 1 chain n Device unde test Geneal-pupose channels Tansceive & Compaato Stuctual Teste -out channels Receive & Compaato Response memoy Figue 1.1: Achitectue of a typical commecial stuctual teste In section 2, the key components of H-DFT achitectue ae descibed and thei applications to some industial design ae illustated. In section 3, the evolution of the H-DFT development phases ae depicted to show the thinking pocess engaged duing the poject development cycles. The potential issues of dependencies of each H-DFT phase ae descibed. In section 4, the application of the H-DFT design in a micopocesso is descibed. Section 5 concludes the esults. 2. Key Components of the H-DFT Achitectue The H-DFT achitectue has gone though seveal diffeent phases of development. Thee ae seveal poposals that have diffeent dependencies on eithe teste achitectue configuation, commecial tools o chip achitectue. But all poposals equie the following key DFT components (1) A WR-BIST engine (2) A Decompesso [Rajski 02, Koenemann 01, Khoche 02], (3) A compesso/compacto [Rajski 02, Koenemann 01, Khoche 02],. In this pape, we will apply eithe Illinois scan [Patel UI] o Xpand as ou Decompesso and use X-Compact as ou Compesso/Compacto. Fo the futue micopocesso H-DFT implementation, we ae also evaluating some commecial Compession and Decompession techniques Weighted-Random BIST Weighted Random BIST (WR-BIST) is a weighted andom patten geneato [Waicukauski 89, Wu 99b] that is implemented on-chip. A majo advantage of WR- BIST is that test pattens ae geneated and the cicuit esponse is analyzed on-chip. Thus, almost no teste memoy is equied to stoe test pattens and vey little teste memoy is equied to stoe the expected esponse. Also, vey few pins ae equied fo WR-BIST although thee may be lage numbe of scan chains inside the chip. WR-BIST techniques geneally use LFSR and weighting logic to geneate weighted pseudo-andom test pattens and Multiple-Input-Signatue-Registes (MISRs) fo esponse analysis. [Eichelbege 91, Waicukauski 89]. The ability of weighted andom BIST pattens to detect defective pats is demonstated in the pape published by Kusko et al [Kusko 01]. Two majo poblems associated with WR-BIST ae: (1) states that cannot be detemined to be 0 o 1 duing simulation (also called X-states), and (2) data contention. Even a single X in the expected esponse of a test patten can coupt the MISR signatue. To avoid this poblem, the H-DFT achitectue uses the X-Compact technique to compact scan chain outputs while toleating X s. Thee ae two types of data contention need to be addessed. Fist, duing WR-BIST, data Contention can occu in two modes: Duing scanning and afte a typical launch and captue system cycle(s). In ou design, we used the following techniques to handle data contentions duing scanning : (1) Contention duing scanning can be handled by the insetion of HOLDSCAN cells at the souce(s) of contention. (2) Contending nodes can be made to be diven fom non-scan cells. To handle data contention duing system cycles, we ecognized that data contention can occu duing and afte system cycles if full decodes of mutually-exclusive signals in the logic ae spead ove moe than one system cycle. To avoid this situation, WR BIST must un with a numbe of system cycles equal to, o geate than, the numbe of cycles acoss which the decoding logic is spead out. Additionally, the biasing logic can be invoked to eliminate the contending test vectos. 2.2 Decompesso 1: Illinois The idea of Illinois is based on the fact that most faults can be detected by test pattens geneated using a scan configuation whee inputs of multiple scan chains ae diven by the same input [Hamzaoglu 99]. Figue shows an example configuation whee a single scan-in pin dives inputs of 2 scan chains. The hope is that most faults can be detected by test pattens geneated in this configuation. This esults in shote scan chains and educed test vecto memoy depth. Next, fo the few emaining undetected faults, test pattens can be geneated using a egula scan configuation in which the scan chains ae econfigued into longe chains. Fo example, in Fig scan chains 1 and 2 can be configued into a longe chain with input diven by IN1, scan chains 3 and 4 can be configued into a longe chain with input diven by IN2, and scan chains 5 and 6 can be configued into a longe 1230
3 chain with input diven by IN3. In 1 IN 1 IN 2 In 2 In 3 Figue Illinois. In 4 In 5 IN 3 In 6 To validate the effectiveness of the Illinois, we implemented Illinois in a couple of test chips and compae its test coveage and test data volume with espect to the egula ATPG. The fist test chip has 81 scan-in and 81 scan-out channels, we use Illinois scan with 4 scan-in and 81 scan-out. The esults ae quite supising: both methods got the same test coveage as shown below: Mode Inputs chains Captues Coveage Nomal % Illinois % Diffeence % The second test chip has 96 scan-in and 96 scan-out chains. The ATPG un gives 91.85% test coveage. We have tied Illinois scan with 4 scan-in and 360 scan-out and obtained 89.36% test coveage. Even though thee is a ~ 2.5% loss in coveage, the teste memoy saving seems able to justify the ROI. We also noticed that the Illinois scan equied test pattens while the egula ATPG only equied 2740 test pattens to get the same coveage 89.36%. We have implemented the Illinois scan into one of the micopocesso, but the silicon esults will not be eady fo the timing of this yeas ITC. 2.3 Decompesso 2: XPAND The scan achitectue incopoating the XPAND technique, descibed in [Mita 02c], is shown in Fig We have a design with n scan chains. The Xpande cicuit is a combinational cicuit, which accepts m bits of input fom the teste and expands it to n bits at evey scan cycle. Application of a scan shift clock is called a scan cycle. Suppose that we need to apply a given n-bit combination of 0s and 1s, denoted by v, to n scan chains duing a cetain scan cycle. This implies that we apply an m-bit combination of 0s and 1s fom the teste, which gets tanslated into n bits by the Xpande cicuit. Given a bound on the maximum numbe of specified (cae) bits in a scan cycle, the XPAND technique is used to systematically design logic cicuits that ae guaanteed to poduce test pattens with the numbe of cae bits in a scan cycle fewe than o equal to the specified maximum. The Xpande cicuit is designed using XOR gates only. Given an n-bit binay combination to be applied to the scan chains at a scan cycle, we can fom linea equations with m input vaiables (coesponding to the Xpande inputs) and ty to solve these equations to find a m-bit binay combination which gets expanded by the Xpande cicuit into the desied n-bit binay combination. Howeve, depending on the specified n-bit binay combination, we may o may not be able to find a solution fo these equations. Suppose that we have a design with n scan chains. Hence, the Xpande cicuit will have n outputs. Suppose that the Xpande cicuit has m inputs. The Xpande design can be epesented as a binay matix with m ows and n columns called the Xpand matix. Each ow coesponds to an Xpande input (input fom the teste) and each column coesponds to a scan chain. The enty in ow i and column j of the binay matix is 1, if and only if the jth scan chain input depends on the ith Xpande input; the matix enty is 0 othewise. chain input coesponding to column j is obtained by XOR-ing all Xpande inputs (matix ows) that have 1s in column j. In 1 Out 1 IN 1 XPAND-e In 2 Out 2 IN m In n Out n Figue Achitectue with XPAND-e Cicuit. It is inteesting to note that, the Xpand matix coesponding to the Illinois configuation of Fig is:
4 Anothe Xpande example with 3 inputs and 6 scan chains is shown in Fig The coesponding Xpand matix is shown below Thee is a fundamental distinction between the Illinois of Fig and Xpand cicuit of Fig If scan chain 1 and scan chain 2 equie diffeent logic values at the same scan cycle, then the Illinois of Fig cannot poduce that test patten. Howeve, fo the Xpande cicuit of Fig , any constaint on 2 scan chains equiing any combinations of logic values can be satisfied. Systematic techniques fo designing Xpande cicuits ae descibed in [Mita 02c]. eos fom one o moe scan chains when any k o fewe othe scan chains poduce X s simultaneously at the same scan-out cycle, hee, k is a design paamete [Mita 02a, Mita 02b]. Depending on the application, seveal stuctues using the X-Compacto may be used. Some of these stuctues and esults obtained fom the application of X-Compact to Intel designs ae also epoted in Appendix. In 1 In 2 Out 1 Out 2 X-C om pacto In n Out n IN 1 IN 2 IN 3 Out 1 Out m Figue X-Compact Configuation XOR XOR XOR Figue Xpande Cicuit with 3 inputs and 6 scan chains. 2.4 Compesso/Compacto: X-Compact The X-Compact appoach to educing the test cost, intoduced in [Mita 02a], is shown in Fig The X-Compact technique does not compomise the eo detection and diagnosis capability of scan fo all pactical puposes even in the pesence of unknown logic values (often efeed to as X-values). The X- Compact technique is non-intusive and independent of the test pattens used to test the cicuit. Insetion of X- Compact cicuits does not equie any majo change to the Automatic Test Patten Geneation (ATPG) flow. The failing flip-flop in the scan chains can be diectly identified fom the outputs of the X-Compacto cicuit without configuing the chip into a special diagnosis mode. The X-Compacto cicuit block shown in Fig is a combinational cicuit consisting of exclusiveo (XOR) gates. The X-Compact design technique allows systematic design of X-Compacto cicuits with minimum numbe of outputs that guaantee detection of 3. Development phases of H-DFT achitectues The goal of the fist development phase of H-DFT achitectue is to find a vey simple yet efficient solution to the test data volume and test time issues without any majo change to the actual design and equiing no majo change to the existing design and test flows. The basic pinciple behind the H-DFT achitectue is to efficiently compact the outputs poduced by the cicuit unde test in esponse to both ATPG and WR-BIST pattens. The H-DFT achitectue allows compession of ATPG test pattens using techniques such as those descibed in the papes published [Koenemann 01, Khoche 02, Rajski 02, Mita 03a]. Fo output esponse compaction, seveal techniques based on signatue analyzes have been published [Badell 97, Banhat 01]. These techniques geneally assume that all bits in the output esponse ae known to be equal to 0 o 1 duing simulation. Howeve, in ou design, it is athe difficult to have a X-fee condition guaanteed fo the entie chip. Recently, a novel idea was poposed to efficiently compact esponse data even with the pesence of unknown values [Mita 02a]. Since this technique has been implemented in some of the Intel ASIC, we decided to adopt this technique as ou main output compession DFT fo H-DFT. This scheme povides extemely lage compaction without compomising test quality and diagnoseability fo all pactical puposes. 3.1 H-DFT-0 Achitectue 1232
5 Figue 3.1 shows the basic H-DFT-0 achitectue, whee the same scan chains ae used both duing the application of ATPG geneated pattens and when weighted-andom BIST pattens ae applied. Patten geneato ATPG pattens pattens Chain 0 Chain n-1 Chainout [0-n-1] X-compacto Chip bounday Figue 3.1: H-DFT-0 achitectue ATPG compessed outputs m compessed outputs m m Teste s 1 st set of scan-out channels Teste s 2 nd set of scan-out channels Teste s k th set of scan-out channels The cicuit unde test consists of n scan chains. The scan chain inputs ae connected to n input pins duing ATPG mode and connected to n outputs of a WR-BIST engine. The scan chain outputs ae connected to the inputs of an X-compacto, which compacts the n inputs into m outputs. Suppose that the teste has c (= n) scanout channels and c scan-out pins available. If the numbe of available scan-out channels and the numbe of available scan-out pins aen t equal, we choose c to be equal to the minimum of the two. The c scan-out channels (and c scan-out pins) ae divided into k goups each containing m scan-out channels (m scan-out pins), whee k = c/m. The fist goup of m scan-out channels (and scan-out pins) is efeed to as WR-BIST goup 1, the second goup is efeed to as WR-BIST goup 2, and so on the (k-1)th goup is efeed to as WR-BIST goup k-1. Finally, the last goup is efeed to as ATPG goup. The fist goup of scan-out pins ae connected to the fist goup of scan-out channels, the second goup of scan-out pins ae connected to the second goup of scanout channels, and so on. The ith X-Compacto output is connected to the ith scan-out pin of each goup of scanout pins. Thus, the fist X-Compacto output fans out to the fist scan-out pins of goups 1, 2,, k of scan-out pins, the second X-Compacto output fans out to the second scan-out pins of goups 1, 2,, k of scan-out pins, and so on. Teste patten memoy associated with the ATPG goup of scan-out channels stoes the expected fault-fee esponse at the X-Compacto outputs fo the test pattens geneated by ATPG. The H-DFT-0 achitectue suppots a test session when test pattens geneated by ATPG tool ae applied, efeed to as ATPG session. The weighted-andom test pattens applied duing WR-BIST ae divided into k-1 test sessions, efeed to as WR-BIST sessions. Duing the ATPG session, all c scan-in channels as well as the ATPG goup of m scan-out channels and the associated patten memoies ae used. Teste patten memoy associated with the ATPG goup of scan-out channels stoes the expected fault-fee esponse at the X- Compacto outputs fo the test pattens geneated by ATPG. In contast, duing each WR-BIST session, none of the scan-in channels ae used because WR-BIST test pattens ae geneated by on-chip hadwae fo the ith WR-BIST session only one set of m scan-out channels belonging to WR-BIST goup i ae used. This can be specified as pat of the test pogam. Teste patten memoy associated with the a paticula WR- BIST goup of scan-out channels stoes the expected fault-fee esponse at the X-Compacto outputs fo the weighted-andom test pattens applied duing that paticula BIST session. The ATPG session and k-1 WR-BIST sessions ae applied in sequence one afte the othe. Theefoe, H-DFT-0 achitectue can apply both ATPG and WR-BIST test pattens without equiing any additional teste memoy ove what is equied fo application of ATPG test pattens with taditional scan (with no X-Compact and no H-DFT-0 achitectue) as long as the total numbe of test pattens applied ove all k-1 WR-BIST test sessions is less than o equal to k-1 times the numbe of ATPG test pattens. Thus, the X- compacto togethe with the H-DFT-0 achitectue enables application of k-1 sessions of WR-BIST that ae usually applied pio to ATPG pattens to detect a vey high pecentage of stuck-at and/o tansition faults, thus leaving only a vey small pecentage of difficult faults to be tageted by ATPG. Note that, this technique is also applicable in scenaios such as hybid BIST [Das 00] whee ATPG geneated pattens and pseudo-andom pattens ae used togethe H-DFT-1 Achitectue As noted in Sec. 3.1, the application of both ATPG and BIST test pattens using the H-DFT-0 achitectue esults in an incease in test time compaed to conventional scan with only ATPG test pattens. The additional test time, howeve, can be educed if the scan stuctue can be econfigued to suppot a huge numbe of scan chains with popotionally fewe flip-flops pe scan chain duing WR-BIST mode. Thus, thee ae n scan chains duing ATPG test session (whee n is geneally equal to c since thee ae c scan-ins, although thee could be moe scan chains if test patten compession techniques ae used) and s scan chains duing WR-BIST test session, whee s is significantly 1233
6 geate than c. Since test pattens ae applied fom an on-chip test patten geneato duing WR-BIST sessions, we don t need any exta scan-in channels. Two X-Compacto cicuits ae used, one fo compacting scan chain outputs duing the ATPG session, efeed to as ATPG-X-Compacto in Fig. 3.2, and the othe called BIST-X-Compacto in Fig. 3.2 fo compacting scan chain outputs duing WR-BIST sessions. The ATPG-X- Compacto compacts outputs of n scan chains to m outputs. The BIST-X-Compacto compacts outputs of s scan chains to outputs. It is clea fom Table that even if s is significantly geate than n, will be slightly geate than m. Note that, the ATPG-X-Compacto and the BIST-X-Compacto cicuits can shae logic between each othe. In this case, the c scan-out channels (and the scan-out pins) ae divided into g = ((c-m)/) +1 goups. The fist goup is the ATPG goup whee the outputs of ATPG-X-Compacto ae connected. The outputs of BIST-X-Compacto cicuit ae fanned out into the emaining g-1 goups that coespond to g-1 BIST sessions. The oveall H-DFT-1 achitectue is shown in Fig The H-DFT-1 achitectue has the following majo benefits: (1) Compaed to the H-DFT-0 achitectue of Fig. 3.1, the test time fo BIST sessions is educed fo the same numbe of test pattens applied in the H-DFT-0 scenaio. This eduction in test time is obtained because the numbe of scan chains duing WR-BIST sessions is significantly highe than the numbe of scan chains in ATPG session. Refeing to the example in Sec. 3.1, suppose that the scan chains ae econfigued so that thee ae only 500 scan chains duing WR-BIST sessions such that the longest scan chain has only 500 flip-flops. Thus, n = c = 50, s = 500. Hence, the numbe of ATPG-X-Compacto outputs (m) is equal to 8, the numbe of BIST-X-Compacto outputs () is equal to 12. Thus, the numbe of WR-BIST sessions (g-1) = 3. Fom the example in Sec. 3.1, time equied to apply 20,000 test pattens duing ATPG session is 0.5 sec. (with scan shift at 200 MHz). Since 100,000 weighted andom pattens wee applied in the pevious example, 30,000 weighted andom pattens ae applied duing the fist two WR-BIST sessions and 40,000 test pattens ae applied duing the thid WR-BIST session. Since the scan chains duing WR-BIST sessions ae 10 times shote than the scan chains duing ATPG mode, the total test time fo WR-BIST sessions is equal to 0.25 seconds. Thus, with the H-DFT-1 achitectue, the oveall test time is 0.75 seconds compaed to 3 seconds with the H-DFT-0 achitectue. (2) The teste memoy equiement is educed fo the same numbe test pattens compaed to H-DFT-0 achitectue. Fo the pevious example, the amount of teste memoy equied duing the ATPG session is the same as that equied with the H-DFT-1 achitectue. Howeve, fo the BIST sessions, only 15M (= 30, ) enties ae equied in the patten memoy coesponding to the scan-out channels duing each of the fist and second WR-BIST sessions, and 20M (= 40, ) enties ae equied in the patten memoy coesponding to the scan-out channels duing the thid WR-BIST session, compaed to 100M enties equied fo each of the ATPG and WR-BIST sessions equied fo the H-DFT-0 achitectue. (3) Since we have educed the memoy equiement and the test application time as explained in the pevious two scenaios, we could add moe WR-BIST pattens with H-DFT-1 achitectue. Duing each of the fist two WR-BIST sessions we could add additional 170,000 test pattens (since only depth of 15M is used and the length of the longest scan chain duing BIST is 500) and 160,000 test pattens duing the thid BIST session Application of H-DFT-1 Achitectue An Industial Design I has two scan stuctues. In ATPG mode, thee ae 100 scan chains with length of the longest chain 4,000. In WR-BIST mode, the numbe of scan chained is expanded to 250 with numbe of flip-flops in the longest scan chain educed to appoximately 1,800. We use two X-Compacto cicuits the fist one with 100 inputs and 9 outputs used fo compaing ATPG outputs, and the second one with 250 inputs and 10 outputs used to compaed WR-BIST outputs. In this case, we divide the scan-out channels into 10 sets. Patten geneato n ATPG pattens pattens s Chain 0 Chain s -1 Chainout [0~n-1] Chainout [0~s-1] ATPG compessed outputs ATPG X-compacto m BIST X-compacto compessed outputs Chip bounday Figue 3.2: H-DFT-1 achitectue. Teste s 1 st set Of scan-out channels Teste s 2 nd set Of scan-out channels Teste s g th set Of scan-out channels Set 1 has 9 scan-out channels and is used fo ATPG mode. The emaining 9 sets have 10 channels each and ae used fo WR-BIST sessions. Note that, this is 1234
7 possible because in the WR-BIST mode we don t equie any scan-ins. Also, In ATPG mode, we apply 20,000 pattens. In contast, we apply 20,000 pattens fo each of the 9 WR-BIST sessions. The depth of patten memoy used fo ATPG pattens emains 80M. The memoy depth fo each WR-BIST session is educed to times to only 36M because the length of the longest scan chain is only 1,800 in the BIST mode. The emaining memoy depth can be used to apply appoximately 216,000 additional BIST pattens fo 9 WR-BIST sessions. 3.3 H-DFT-2 Achitectue The H-DFT-0 and H-DFT-1 achitectues descibed in the pevious sections depend on a flexible teste memoy configuation among the scan-in and scan-out memoy channels. Howeve, we ealized that not all teste available today has this flexibility and we need to ovecome this poblem by going to the next development phase: H-DFT-2, as depicted in Figue 3.3. Fo the pupose of illustation, we used a 4-to-1 paallel-to-seial convete to convet it to 9 scan-in channels. Notice that it is assumed that the scan shift fequency is 4 times faste than the teste opeating fequency. In Figue 3.3, = 4, the scan shift fequency can be 200MHz and the teste opeating fequency can be 50 MHz. Similaly, the output of X-Compact will have 9 outputs and it will then be conveted to 36 scanout signals though a 1-to-4 Seial-to-Paallel convete to save a total of 75% teste memoies. The scan chain inputs ae connected to the outputs of an Illinois o an Xpande decompession block with n/ inputs and k outputs duing ATPG mode, and to k outputs of a weighted andom patten geneato duing WR-BIST mode. Fo example, with 100 scan-in channels and 100 scan-out channels (i.e., n = 100), 100 scan chains (i.e., k = 100) and = 4, the Illinois o the Xpande decompession block has 25 inputs and 100 outputs. The scan chain outputs ae connected to the inputs of an X-compacto, which compacts the k inputs into n/ outputs. Hence, the X-Compacto block will have 100 inputs and 25 outputs. Each input of the decompession block is connected to the output of a paallel-to-seial convete block with inputs and a single output. Each output of the X-Compacto block is connected to the input of a seial-to-paallel convete with a single input and outputs. Hence, duing ATPG mode, fo evey teste cycle bits ae loaded into each paallel-toseial convete. Since the scan shift fequency is P a alle l-to - seial In 1 In 1 O u t 1 O u t 1 S e ial-to - paallel Illinois o XPAND In 2 Out 2 X - Com pacto P a a llel-to - seial In n / O u t n/ In n Out n S e ia l-topaallel Figue 3.3. H-DFT-2 achitectue. W eighted Random Geneato W R -BIST M ode times faste than the teste opeating fequency, all these bits will be decompessed to fill the scan chain fo shift cycles befoe the next teste cycle occus. Similaly, duing the scan shift cycles the compessed esponses (X-Compacto outputs) ae collected into the seial-to-paallel convete egiste and at the next teste cycle the contents of the egiste ae loaded onto the teste. Duing WR-BIST mode, none of the scan-in channels ae used because WR-BIST test pattens ae geneated by on-chip hadwae. The esponse to the weighted andom test pattens ae obseved the same way as in ATPG mode. Theefoe, the H-DFT achitectue can apply both ATPG and WR-BIST test pattens without equiing any additional teste memoy ove what is equied fo application of ATPG test pattens with taditional scan (with no H-DFT achitectue) as long as the total numbe of test pattens applied in the WR-BIST mode is less than o equal to - 1 times the numbe of ATPG geneated test pattens and n = k. Fo example, when is 4, we can have 20,000 ATPG-geneated test pattens and 60,000 weighted-andom pattens without equiing any exta teste memoy ove what is equied fo 20,000 ATPG-geneated test pattens on a design with 100 scan chains and taditional scan achitectue. When k > n, then the atio of the numbe of WR-BIST test pattens that can be applied without inceasing the memoy equiement ove taditional scan with n scan chains is equal to: ( 1) length of longest scan chain with H - DFT. length of longest scan chain with taditional scan 1235
8 Fo example, if n = 100, k = 200 and = 4, 120,000 WR-BIST pattens can be applied in addition to 20,000 ATPG geneated pattens without equiing exta ATE memoy ove what is equied to apply 20,000 test pattens to the same design with 100 taditional scan chains. It is assumed that the length of the longest scan chain is halved. Note that, while this achitectue facilitates application of WR-BIST without equiing any additional patten memoy, it can incease the total test time. Fo the above example, if the longest scan chain has 5,000 flip-flops and scan shift is pefomed at 200MHz, then the amount of time equied to apply ATPG test pattens is 5,000 20, = 0.5 seconds, and the amount of time equied to apply 60,000 WR-BIST test pattens is an additional = 1.5 seconds. Depending on the application, this incease in test time may o may not be acceptable. The exta test time can be significantly educed by inceasing the numbe of scan chains duing WR-BIST mode. Since test pattens ae geneated on-chip, the numbe of scanin channels doesn t incease. The X-Compact technique is used to compact the scan chain outputs so that thee is no equiement fo exta scan-out channels. Refeing to ou pevious example, we can have 100 scan chains duing ATPG mode and 500 scan chains duing WR- BIST mode and use an X-Compacto to compact a 500 bit esponse to a 25-bit esponse. Thus, the additional test time due to WR-BIST pattens is 0.3 seconds instead of 1.5 seconds. 4 Application of the H-DFT-2 achitectue to a micopocesso The H-DFT-2 achitectue has been implemented on a leading edge micopocesso design. The numbe of scan chains is 36 because the tageted stuctual teste contains 36 scan-in channels and 36 scan-out channels. The scan chains can pefom shift opeation at 200 MHz o highe and the stuctual teste can opeate at a fequency of 50 MHz o highe. Hence, efeing to Fig. 3.3, the value of is equal to 4. The decompesso in the H-DFT-2 achitectue has 9 inputs and 36 outputs, and is implemented using the Illinois technique. Each decompesso input is fanned out to 4 scan chains. Since = 4, each paallel-to-seial convete contains 4 flip-flops. The X-Compacto is 1-X-toleant and is designed to have 36 inputs and 9 outputs. Since = 4, each seial-to-paallel convete contains 4 flip-flops. Cuent ATPG tools have the capability of geneating test pattens using Illinois scan. Afte scan chain insetion is done and the numbe of scan chains finalized, we design the X-compacto and inset this cicuit at the outputs of the scan chains. While cuent ATPG tools can t ecognize any exta cicuity at scan chain outputs duing ATPG, we have a flow in place to pefom ATPG faking as if the X-Compacto isn t pesent and then late simulating the X-Compacto to obtain expected X-Compact outputs. We didn t incease the numbe of scan chains duing WR-BIST mode because that would have added exta complexity to the design flow of an aleady complicated micopocesso. The micopocesso is still unde design, and moe data elated will be povided in the futue. 5. Conclusions H-DFT is an effective DFT achitectue that combines advantages of both scan DFT and WR-BIST to enable low-cost but high quality stuctual testing. Applications of H-DFT to industial designs clealy demonstate temendous savings in teste patten memoy equiements and it significantly educes test application time. The H-DFT technique has been implemented in a high-pefomance micopocesso to accommodate the amount of stuck-at and tansition fault test pattens equied to ensue that the taget test coveage goal is eached. The H-DFT achitectue intoduces vey little aea ovehead, has no impact on poduct pefomance and doesn t affect the design flow significantly. Duing the pocess of implementing the H- DFT technique, we ecognized that the numbe of intenal scan chains is somehow limited by the capability of the outing tool. Theefoe, we need to make some tadeoffs between the savings in of test time with a lage numbe of scan chains and outability. We ae cuently investigating techniques to detemine the optimum scan chain configuations to maximize the benefits of ATPG and WR-BIST modes. Futue extensions to the H-DFT achitectue will include integation of techniques fo compessing test pattens applied fom the teste to futhe educe test time and teste memoy equiements. The application of H-DFT achitectue to a multi-coe design is also being investigated. Appendix: A shift egiste stuctue simila to Intel s scanout stuctue can be inseted at the X-Compacto outputs, as shown in Fig. A.1.1. The stuctue basically consists of one o moe shift egistes with the X-Compacto outputs XOR-ed into inputs of some stages of the shift egistes. Simila shift-egiste stuctues have been used fo seveal othe test applications. The advantage of this appoach is that it equies fewe output pins. Howeve, eos fom two o moe diffeent scanout cycles may cancel each othe. This is a vey well known 1236
9 concept and can be eliminated by a simple extension of the basic X-Compact design technique. The disadvantage of this appoach is that, unlike the basic X- Compacto stuctue, eos poduced by scan chains at a scan cycle may be masked by X s poduced duing a diffeent scan cycle. A simila stuctue is descibed in [Rajski 03]. Out 1 Out 1 Out 2 D Q Out 2 X-Compacto D Q Out n Out m Figue A.1.1. X-Compacto with a shift egiste stuctue simila to Intel scanout stuctue. The X-Compact technique has been in used in seveal Intel poducts. The esults on the distibutions of X s (unknown logic values) in two ASIC designs and analyze the application of X-Compact to these two designs ae shown below. Both designs have 100 scan chains. Fo these designs, we geneated single stuck-at test pattens with high fault coveage and calculated the numbe of scan cycles with no X, the numbe of scan cycles with 1 X, and so on fom the expected esponse. Table Distibution of Xs in Design1 No. of % of scan-out cycles Xs % % % % % >5 0% Distibution of Xs in Design2 with ill-managed X s No. of Xs % of scan-out cycles % 1 22% 2 3.6% % > % Fo Design 1, the amount of test esponse data to be obseved on the teste pe scan-out cycle will D Q OUT be on an aveage equal to ( 1.5% % 9) = bits on an aveage instead of 100 bits with taditional scan which gives appoximately 9.6 times eduction in test esponse data volume compaed to taditional scan. Similaly, fo Design 2, the amount of test esponse data to be obseved on the teste pe scan-out cycle will be on an aveage equal to ( 4.2% % 9) = bits on an aveage instead of 100 bits with taditional scan which gives appoximately 7.8 times eduction in test esponse data volume compaed to taditional scan. Refeences [Eichelbege 77] Eichelbege, E.B., and T.W. Williams, A Logic Design Stuctue fo LSI Testability, Poc. Design Automation Conf., pp , [Eichelbege 91] Eichelbege, E.B., E. Lindbloom, J. Waicukauski and T.W. Williams, Stuctued Logic Testing, Pentice Hall, [Lin 93] Lin, M. et. al, PSBIST: A Patial- Based Built-In Self-Test Scheme, Poc. Int l Test Conf., pp , Oct [Wu 02] Wu, D.M. and Lin, M. HVM Design fo Test Stategy, Invited pape of SCI [Wu 99] Wu, D.M. et al, and Lin, M., High Volume Manufactuing Design fo Test Stategies, Intel Assembly and Test Technology Jounal, Vol. 2, [Waicukauski 89] Waicukauski, J.A., E. Lindbloom, E.B. Eichelbege and O.P. Folenza, A Method fo Geneating Weighted Random Pattens, IBM Jounal Res. and Dev., Vol. 33, No. 2, pp , Mach [Wu 99b] Wu, D.M., Pavathala, Peveen, Gollakota, Naga, Methods fo Application of Weighted Random Pattens to Patial Designs, US Patent , Oct 19, 1999 [Kusko 01] Kusko, M., B.J. Robbins, T.J. Kopowski and W.V. Houtt, 99% AC Test Coveage using only LBIST on the 1 GHz IBM S/390, Poc. Intl. Test Conf.,pp , [Hamzaoglu 99] Hamzaoglu, I., and J.H. Patel, Reducing Test Application Time fo Full Embedded Coes, Poc. Intl. Symp. Fault-Toleant 1237
10 Computing, pp , [Mita 02a] Mita, S., and K.S. Kim, X-Compact: An Efficient Response Compaction Technique fo Test Cost Reduction, Poc. Intl. Test Conf., pp , [Mita 02b] Mita, S., and K.S. Kim, X-Compact: An Efficient Response Compaction Technique, To appea in IEEE Tans. CAD. [Mita 02c] Mita, S., and K.S. Kim, Stimulus Geneation Patent Pending, Intel Copoation, [Badell 87] Badell, P.H., W.H. McAnney and J. Savi, Built-In Testing fo VLSI: Pseudoandom Techniques, Wiley Intescience, [Banhat 01] Banhat, C., V. Bunkhost, F. Distle, O. Fanswoth, B. Kelle, and B. Koenemann, OPMISR: The Foundation fo Compessed ATPG Vectos, Poc. Intl. Test Conf., pp , [Das 00] Das, D., and N.A. Touba, Reducing Test Data Volume using Extenal/LBIST Hybid Test Pattens, Poc. Intl. Test Conf., pp , [Khoche 02] Khoche, A., S. Mita, E. Volkeink, and J. Rivoi, Test Vecto Compession using ATE- DFT Synegies, Poc. IEEE VLSI Test Symp., pp , [Koenemann 01] Koenemann, B., C. Banhat, B. Kelle, T. Snethen, O. Fanswoth and D. Wheate, A SmatBIST Vaiant with Guaanteed Encoding, Poc. IEEE Asian Test Symp., pp , [Rajski 02] Rajski, J., et al., Embedded Deteministic Test fo Low Cost Manufactuing Test, Poc. IEEE Intl. Test Conf., [Rajski 03] Rajski, J., J. Tsyze, C. Wang and S.M. Reddy, Convolutional Compaction of Test Responses, To appea in Poc. Intl. Test Conf., [Patel UI] 'An Incemental Algoithm fo Test Geneation in Illinois Achitectue Based Designs', Amit R. Andeyy and Janak H. Patel, Cente fo Reliable & High-Pefomance Computing, Univesity of Illinois, Ubana, IL
A Reconfigurable Frame Interpolation Hardware Architecture for High Definition Video
A Reconfiguable Fame Intepolation Hadwae Achitectue fo High Definition Video Ozgu Tasdizen and Ilke Hamzaoglu Faculty of Engineeing and Natual Sciences, Sabanci Univesity 34956, Tuzla, Istanbul, Tukey
More informationOn the Design of LPM Address Generators Using Multiple LUT Cascades on FPGAs
Novembe 6, 006 1:58 Intenational Jounal of Electonics lpm IJE Intenational Jounal of Electonics Vol. **, No. **, ** 006, 1 18 On the Design of LPM Addess Geneatos Using Multiple LUT Cascades on FPGAs Hui
More information4.5 Pipelining. Pipelining is Natural!
4.5 Pipelining Ovelapped execution of instuctions Instuction level paallelism (concuency) Example pipeline: assembly line ( T Fod) Response time fo any instuction is the same Instuction thoughput inceases
More informationR&D White Paper WHP 119. Mezzanine Compression for HDTV. Research & Development BRITISH BROADCASTING CORPORATION. September R.T.
R&D White Pape WHP 119 Septembe 2005 Mezzanine Compession fo HDTV R.T. Russell Reseach & Development BRITISH BROADCASTING CORPORATION BBC Reseach & Development White Pape WHP 119 Mezzanine Compession
More informationA QUERY BY HUMMING SYSTEM THAT LEARNS FROM EXPERIENCE
A QUERY BY HUMMING SYSTEM THAT LEARNS FROM EXPERIENCE David Little, David Raffenspege, Byan Pado EECS Depatment Nothwesten Univesity Evanston, IL 60201 d-little,d-affenspege,pado@nothwesten.edu ABSTRACT
More informationStudy on evaluation method of the pure tone for small fan
Study on evaluation method of the pue tone fo small fan Takao YAMAGUCHI 1 ; Gaku MINORIKAWA 2 ; Masayuki KIHARA 3 1, 2 Hosei Univesity, Japan 3 Shap Copoation, Japan ABSTRACT In the field of audio, visual
More informationCompact Beamformer Design with High Frame Rate for Ultrasound Imaging
Sensos & Tansduces 2014 by IFSA Publishing, S. L. http://www.sensospotal.com Compact Beamfome Design with High Fame Rate fo Ultasound Imaging Jun Luo, Qijun Huang, Sheng Chang, Xiaoying Song, Hao Wang
More informationRanking Fuzzy Numbers by Using Radius of Gyration
ustalian Jounal of Basic and pplied Sciences, (): 68-66, 00 ISSN 99-878 anking Fuzz Numbes b Using adius of Gation. S.H. Nassei, M. Sohabi Depatment of Mathematical Sciences, Mazandaan Univesit, P.O.Bo
More informationPrecision Interface Technology
Pecision Inteface Technology Phono Inteconnect Cables INTRODUCTION Signals fom catidges ae highly sensitive to hum, noise and vaious foms of intefeence. The connecting cable between the catidge and pe-amplifie
More informationResponse Compaction with any Number of Unknowns using a new LFSR Architecture*
Response Compaction with any Number of Unknowns using a new LFSR Architecture* Agilent Laboratories Palo Alto, CA Erik_Volkerink@Agilent.com Erik H. Volkerink, and Subhasish Mitra,3 Intel Corporation Folsom,
More informationUniversity of Bristol - Explore Bristol Research. Peer reviewed version. Link to published version (if available): /VETECF.2002.
Nesimoglu, T., Beach, MA., MacLeod, JR., & Wa, PA. (00). Mixe lineaisation fo softwae defined adio applications. In ehicula Technology Confeence 00 (TC 00-Fall) (ol. 1, pp. 534-538). Institute of Electical
More informatione-workbook TECHNIQUES AND MATERIALS OF MUSIC Part I: Rudiments
e-wokbook fo TECHNIQUES AND MATERIALS OF MUSIC Fom the Common Pactice Peiod Though the Tentieth Centuy ENHANCED SEVENTH EDITION Pat I: Rudiments Assignments in oksheet fomat by Thomas enamin Michael Hovit
More informationMelodic Similarity - a Conceptual Framework
Melodic Similaity - a Conceptual Famewok Ludge Hofmann-Engl The Link +44 (0)20 8771 0639 ludge.hofmann-engl@vigin.net Abstact. Melodic similaity has been at the cente of eseach within the community of
More informationPrecision Interface Technology
Pecision Inteface Technology Phono Inteconnect Cables INTRODUCTION Signals fom catidges ae highly sensitive to hum, noise and vaious foms of intefeence. The connecting cable between the catidge and pe-amplifie
More informationVersion Capital public radio. Brand, Logo and Style Guide
Vesion 2.0 12.3.2014 Capital public adio Band, Logo and Style Guide T A C K E T T + B A R B A R I A Oveview Ask anyone in the Sacamento egion what they think of Capital Public Radio and thei esponses will
More informationA Low Cost Scanning Fabry Perot Interferometer for Student Laboratory
A Low Cost Scanning Faby Peot Intefeomete fo Student Laboatoy K.T.Satyajit, Suesh Doavai*, T.E.Kanakavalli **, Shaath Ananthamuthy Depatment of Physics, Bangaloe Univesity, Jnanabhaati Campus, Bangaloe-560056
More informationMusic from an evil subterranean beast
Music fom an evil subteanean beast Novembe 4, 2011 Abstact Two ecent compositions have capitalized on the geat expessive ange of a custom-designed music synthesis algoithm. The "Animal" plays a pat in
More informationExperimental Investigation of the Effect of Speckle Noise on Continuous Scan Laser Doppler Vibrometer Measurements
Expeimental Investigation of the Effect of Speckle Noise on Continuous Scan Lase Dopple Vibomete Measuements Michael W. Sacic & Matthew S. Allen Univesity of Wisconsin-Madison 535 Engineeing Reseach Building
More informationScalable Music Recommendation by Search
Scalable Music Recommendation by Seach Rui Cai, Chao Zhang, Lei Zhang, and Wei-Ying Ma Micosoft Reseach, Asia 49 Zhichun Road, Beijing 100080, P.R. China {uicai, v-chaozh, leizhang, wyma}@micosoft.com
More informationGrant Spacing Signaling at the ONU
Gant Spacing Signaling at the ONU Glen Kame, Boadcom Duane Remein, Huawei May 2018 IEEE 802.3ca Task Foce, ittsbugh, A 1 Total Bust Size In 802.3ca, the OLT GATE message conveys only the payload length
More informationDeal or No Deal? Decision Making under Risk in a Large-Payoff Game Show
Deal o No Deal? Decision Making unde Risk in a Lage-Payoff Game Show Thiey Post, Matijn J. van den Assem, Guido Baltussen and Richad H. Thale * Published in the Ameican Economic Review, Mach 2008 (98:1),
More informationStochastic analysis of Stravinsky s varied ostinati
Stochastic analysis of Stavinsky s vaied ostinati Daniel Bown Depatment of Music, Univesity of Califonia at Santa Cuz, USA dalaow@ucsc.edu Poceedings of the Xenakis Intenational Symposium Southank Cente,
More informationA METRIC FOR MUSIC NOTATION TRANSCRIPTION ACCURACY
A METRIC FOR MUSIC NOTATION TRANSCRIPTION ACCURACY Andea Cogliati Univesity of Rocheste Electical and Compute Engineeing andea.cogliati@ocheste.edu Zhiyao Duan Univesity of Rocheste Electical and Compute
More informationLanguage and Music: Differential Hemispheric Dominance in Detecting Unexpected Errors in the Lyrics and Melody of Memorized Songs
Human Bain Mapping 30:588 601 (2009) Language and Music: Diffeential Hemispheic Dominance in Detecting Unexpected Eos in the Lyics and Melody of Memoized Songs Takuya Yasui, 1,2,3 Kimitaka Kaga, 2,4 and
More informationRBM-PLDA subsystem for the NIST i-vector Challenge
INTERSPEECH 2014 RBM-PLDA subsystem fo the NIST i-vecto Challenge Segey Novoselov 1, Timu Pekhovsky 1,2, Konstantin Simonchik 1,2, Andey Shulipa 1 1 Depatment of Speake Veification and Identification,
More informationLow Power Illinois Scan Architecture for Simultaneous Power and Test Data Volume Reduction
Low Illinois Scan Architecture for Simultaneous and Test Data Volume Anshuman Chandra, Felix Ng and Rohit Kapur Synopsys, Inc., 7 E. Middlefield Rd., Mountain View, CA Abstract We present Low Illinois
More informationother islands for four players violin, soprano sax, piano & computer nick fells 2009
fo fou playes violin, sopano sax, piano compute nick fells 2009 nick fells fo ensemle intégales, octoe 2009 this piece is fo fou playes: sopano sax, violin, piano and compute (ith maxmsp softae) it lasts
More informationA 0.8 V T Network-Based 2.6 GHz Downconverter RFIC
3 J.-M. WU, C.-K. LIOU, C.-J. CHUANG, Y. KUO, A. V T NETWORK-BASED. GHZ DOWNCONVERTER RFIC A. V T Netwok-Based. GHz Downconvete RFIC Jian-Ming WU, Ching-Kuo LIOU, Ching-Jui CHUANG, Yujin KUO Dept. of Electonic
More informationCLASSIFICATION OF RECORDED CLASSICAL MUSIC USING NEURAL NETWORKS
CLASSIFICATIO OF RECORDED CLASSICAL MUSIC USIG EURAL ETWORKS R Malheio ab R P Paiva a A J Mendes a T Mendes a A Cadoso a a CISUC Cento de Infomática e Sistemas da Univesidade de Coimba Depatamento de Engenhaia
More informationChannel Masking Synthesis for Efficient On-Chip Test Compression
Channel Masking Synthesis for Efficient On-Chip Test Compression Vivek Chickermane, Brian Foutz, and Brion Keller {vivekc, foutz, kellerbl}@cadence.com Cadence Design Systems, 1701 North Street, Endicott,
More informationSurvey of Test Vector Compression Techniques
Tutorial Survey of Test Vector Compression Techniques Nur A. Touba University of Texas at Austin Test data compression consists of test vector compression on the input side and response compaction on the
More informationChanging the Scan Enable during Shift
Changing the Scan Enable during Shift Nodari Sitchinava* Samitha Samaranayake** Rohit Kapur* Emil Gizdarski* Fredric Neuveux* T. W. Williams* * Synopsys Inc., 700 East Middlefield Road, Mountain View,
More informationfor Digital IC's Design-for-Test and Embedded Core Systems Alfred L. Crouch Prentice Hall PTR Upper Saddle River, NJ
Design-for-Test for Digital IC's and Embedded Core Systems Alfred L. Crouch Prentice Hall PTR Upper Saddle River, NJ 07458 www.phptr.com ISBN D-13-DflMfla7-l : Ml H Contents Preface Acknowledgments Introduction
More informationRandom Access Scan. Veeraraghavan Ramamurthy Dept. of Electrical and Computer Engineering Auburn University, Auburn, AL
Random Access Scan Veeraraghavan Ramamurthy Dept. of Electrical and Computer Engineering Auburn University, Auburn, AL ramamve@auburn.edu Term Paper for ELEC 7250 (Spring 2005) Abstract: Random Access
More informationC2 Vectors C3 Interactions transfer momentum. General Physics GP7-Vectors (Ch 4) 1
C2 Vectos C3 Inteactions tansfe momentum Geneal Phsics GP7-Vectos (Ch 4) 1 Solutions to HW When ou homewok is gaded and etuned, solutions will be available. Download PobViewe 1.4 www.phsics.pomona.edu/siideas/sicp.html
More informationDesign of Address Generators Using Multiple LUT Cascade on FPGA
Deign of Adde Geneato Uing Multiple LUT Cacade on FPGA Hui Qin and Tutomu Saao Depatment of Compute Science and Electonic, Kyuhu Intitute of Technology 680 4, Kawazu, Iizuka, Fukuoka, 80 850, Japan Abtact
More informationOverview: Logic BIST
VLSI Design Verification and Testing Built-In Self-Test (BIST) - 2 Mohammad Tehranipoor Electrical and Computer Engineering University of Connecticut 23 April 2007 1 Overview: Logic BIST Motivation Built-in
More informationThis Chapter describes the concepts of scan based testing, issues in testing, need
Chapter 2 AT-SPEED TESTING AND LOGIC BUILT IN SELF TEST 2.1 Introduction This Chapter describes the concepts of scan based testing, issues in testing, need for logic BIST and trends in VLSI testing. Scan
More informationJin-Fu Li Advanced Reliable Systems (ARES) Laboratory. National Central University
Chapter 3 Basics of VLSI Testing (2) Jin-Fu Li Advanced Reliable Systems (ARES) Laboratory Department of Electrical Engineering National Central University Jhongli, Taiwan Outline Testing Process Fault
More informationTransactions Brief. Circular BIST With State Skipping
668 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 10, NO. 5, OCTOBER 2002 Transactions Brief Circular BIST With State Skipping Nur A. Touba Abstract Circular built-in self-test
More informationLISG Laser Interferometric Sensor for Glass fiber User's manual.
LISG Lase Intefeometic Senso fo Glass fibe Use's manual. Vesion : 14.0.0 2015 CERSA-MCI CERSA-MCI 53, pac Expobat 13480 CABRIES FRANCE tel: +33 (0)4 42 02 60 44 fax: +33 (0)4 42 02 79 79 web: http://www.cesa-mci.com
More informationSeed Encoding with LFSRs and Cellular Automata
eed Encoding with LFs and Cellular Automata Ahmad A. Al-Yamani and Edward J. McCluskey Center for eliable Computing tanford University, tanford, CA {alyamani, ejm}@crc.stanford.edu Abstract eseeding is
More informationControlling Peak Power During Scan Testing
Controlling Peak Power During Scan Testing Ranganathan Sankaralingam and Nur A. Touba Computer Engineering Research Center Department of Electrical and Computer Engineering University of Texas, Austin,
More information(2'-6") OUTLINE OF REQUIRED CLEAR SERVICE AREA
VACUUM AI TUBE 2GX 494 CUSTOME DETAILS DIMENSIONS IN MILLIMETES L64 "ALL DIMENSIONS AND DESIGN CITEIA POJECTION PAGE OF 7 46 ('- TAFFIC FLOW CALL -8-999-6 (2") MIN. 8 2") ( DUAL CALL/SEND INTEFACE FEATUE
More informationPower Problems in VLSI Circuit Testing
Power Problems in VLSI Circuit Testing Farhana Rashid and Vishwani D. Agrawal Auburn University Department of Electrical and Computer Engineering 200 Broun Hall, Auburn, AL 36849 USA fzr0001@tigermail.auburn.edu,
More informationVLSI Technology used in Auto-Scan Delay Testing Design For Bench Mark Circuits
VLSI Technology used in Auto-Scan Delay Testing Design For Bench Mark Circuits N.Brindha, A.Kaleel Rahuman ABSTRACT: Auto scan, a design for testability (DFT) technique for synchronous sequential circuits.
More informationDesign for Testability
TDTS 01 Lecture 9 Design for Testability Zebo Peng Embedded Systems Laboratory IDA, Linköping University Lecture 9 The test problems Fault modeling Design for testability techniques Zebo Peng, IDA, LiTH
More informationVLSI Test Technology and Reliability (ET4076)
VLSI Test Technology and Reliability (ET476) Lecture 9 (2) Built-In-Self Test (Chapter 5) Said Hamdioui Computer Engineering Lab Delft University of Technology 29-2 Learning aims Describe the concept and
More informationLaunch-on-Shift-Capture Transition Tests
Launch-on-Shift-Capture Transition Tests Intaik Park and Edward J. McCluskey Center for Reliable Computing, Stanford University, Stanford, USA Abstract The two most popular transition tests are launch-on-shift
More informationLecture 23 Design for Testability (DFT): Full-Scan (chapter14)
Lecture 23 Design for Testability (DFT): Full-Scan (chapter14) Definition Ad-hoc methods Scan design Design rules Scan register Scan flip-flops Scan test sequences Overheads Scan design system Summary
More informationMusic Technology Advanced Subsidiary Unit 1: Music Technology Portfolio 1
Peason Edexcel GCE Music Technology Advanced Subsidiay Unit 1: Music Technology Potfolio 1 Release date: Tuesday 1 Septembe 2015 Time: 60 hous Pape Refeence 6MT01/01 You must have: A copy of the oiginal
More informationChapter 1: Choose a Research Topic
Chapte 1: Choose a Reseach Topic This chapte coves: Topic 1: Libay Reseach Basics Topic 2: Get to Know the Libay Topic 3: Seaching Online Databases Successful eseach begins with knowing the basics. Roaming
More informationMaking Fraction Division Concrete: A New Way to Understand the Invert and Multiply Algorithm
Making Faction Division Concete: A Ne Way to Undestand the Invet and Multily Algoithm Intoduction us is not to eason hy, just invet and multily. This is a hyme that I emembe leaning ay back in the fifth
More informationVLSI System Testing. BIST Motivation
ECE 538 VLSI System Testing Krish Chakrabarty Built-In Self-Test (BIST): ECE 538 Krish Chakrabarty BIST Motivation Useful for field test and diagnosis (less expensive than a local automatic test equipment)
More informationLogic BIST Architecture Using Staggered Launch-on-Shift for Testing Designs Containing Asynchronous Clock Domains
2010 25th International Symposium on Defect and Fault Tolerance in VLSI Systems Logic BIST Architecture Using Staggered Launch-on-Shift for Testing Designs Containing Asynchronous Clock Domains Shianling
More informationLogic Design for Single On-Chip Test Clock Generation for N Clock Domain - Impact on SOC Area and Test Quality
and Communication Technology (IJRECT 6) Vol. 3, Issue 3 July - Sept. 6 ISSN : 38-965 (Online) ISSN : 39-33 (Print) Logic Design for Single On-Chip Test Clock Generation for N Clock Domain - Impact on SOC
More informationFinal Exam CPSC/ECEN 680 May 2, Name: UIN:
Final Exam CPSC/ECEN 680 May 2, 2008 Name: UIN: Instructions This exam is closed book. Provide brief but complete answers to the following questions in the space provided, using figures as necessary. Show
More informationLOW-OVERHEAD BUILT-IN BIST RESEEDING
LOW-OVERHEA BUILT-IN BIST RESEEING Ahmad A. Al-Yamani and Edward J. McCluskey Center for Reliable Computing, Stanford University {alyamani, ejm@crc.stanford.edu} Abstract Reseeding is used to improve fault
More informationWeighted Random and Transition Density Patterns For Scan-BIST
Weighted Random and Transition Density Patterns For Scan-BIST Farhana Rashid Intel Corporation 1501 S. Mo-Pac Expressway, Suite 400 Austin, TX 78746 USA Email: farhana.rashid@intel.com Vishwani Agrawal
More informationDeterministic BIST Based on a Reconfigurable Interconnection Network
Deterministic BIST Based on a Reconfigurable Interconnection Network Lei Li and Krishnendu Chakrabarty Department of Electrical and Computer Engineering Duke University, Durham, NC 27708 {ll, krish}@ee.duke.edu
More informationLogic BIST for Large Industrial Designs: Real Issues and Case Studies
Logic BIST for Large Industrial Designs: Real Issues and Case Studies Graham Hetherington and Tony Fryars Nagesh Tamarapalli, Mark Kassab, Abu Hassan, and Janusz Rajski Texas Instruments, Ltd. Mentor Graphics
More informationImplementation of BIST Test Generation Scheme based on Single and Programmable Twisted Ring Counters
IOSR Journal of Mechanical and Civil Engineering (IOSR-JMCE) e-issn: 2278-1684, p-issn: 2320-334X Implementation of BIST Test Generation Scheme based on Single and Programmable Twisted Ring Counters N.Dilip
More informationIMPLEMENTATION OF X-FACTOR CIRCUITRY IN DECOMPRESSOR ARCHITECTURE
IMPLEMENTATION OF X-FACTOR CIRCUITRY IN DECOMPRESSOR ARCHITECTURE SATHISHKUMAR.K #1, SARAVANAN.S #2, VIJAYSAI. R #3 School of Computing, M.Tech VLSI design, SASTRA University Thanjavur, Tamil Nadu, 613401,
More informationTestability: Lecture 23 Design for Testability (DFT) Slide 1 of 43
Testability: Lecture 23 Design for Testability (DFT) Shaahin hi Hessabi Department of Computer Engineering Sharif University of Technology Adapted, with modifications, from lecture notes prepared p by
More informationMARTIN KOLLÁR. University of Technology in Košice Department of Theory of Electrical Engineering and Measurement
MARTIN KOLLÁR nivesity of Technology in Košice Depatment of Theoy of Electical Engineeing and Measuement A TRANSDCER INTERFACE FOR RESISTIVE SENSOR ELEMENTS BASED ON THE SE OF A FLIP-FLOP This pape pesents
More informationLecture 23 Design for Testability (DFT): Full-Scan
Lecture 23 Design for Testability (DFT): Full-Scan (Lecture 19alt in the Alternative Sequence) Definition Ad-hoc methods Scan design Design rules Scan register Scan flip-flops Scan test sequences Overheads
More informationEWCM 900. technical user manual. electronic controller for compressors and fans
EWCM 900 technical use manual electonic contolle fo compessos and fans Summay 1. INTRODUCTION...5 1.1. VERSIONS... 5 1.2. GENERAL CHARACTERISTICS... 5 2. USER INTERFACE...6 2.1. COMPRESSOR SECTION... 6
More informationInternational Journal of Scientific & Engineering Research, Volume 5, Issue 9, September ISSN
International Journal of Scientific & Engineering Research, Volume 5, Issue 9, September-2014 917 The Power Optimization of Linear Feedback Shift Register Using Fault Coverage Circuits K.YARRAYYA1, K CHITAMBARA
More informationFOR A DISSERTATION SUBMITTED TO THE DEPARTMENT OF ELECTRICAL ENGINEERING AND THE COMMITTEE ON GRADUATE STUDIES OF STANFORD UNIVERSITY
DETERMINISTIC BUILT-IN SELF TEST FOR DIGITAL CIRCUITS A DISSERTATION SUBMITTED TO THE DEPARTMENT OF ELECTRICAL ENGINEERING AND THE COMMITTEE ON GRADUATE STUDIES OF STANFORD UNIVERSITY IN PARTIAL FULFILLMENT
More informationCitrus Station Mimeo Report CES WFW-Lake Alfred, Florida Lake Alfred, Florida Newsletter No. 2 6.
Newslette No. 2 6 Citus Station Mimeo Repot CES 70-13 Novembe 18, 1969 750-WFW-Lake Alfed, Floida 33850 Edito: W. F. Wadowski Havesting and Handling Section* Univesity of Floida Citus Expeiment Station
More informationSIC Vector Generation Using Test per Clock and Test per Scan
International Journal of Emerging Engineering Research and Technology Volume 2, Issue 8, November 2014, PP 84-89 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) SIC Vector Generation Using Test per Clock
More informationAvailable online at ScienceDirect. Procedia Computer Science 46 (2015 ) Aida S Tharakan a *, Binu K Mathew b
Available online at www.sciencedirect.com ScienceDirect Procedia Computer Science 46 (2015 ) 1409 1416 International Conference on Information and Communication Technologies (ICICT 2014) Design and Implementation
More informationFlagger Control for Resurfacing or Moving Operation. One-Lane Two-Way Operation
Flagger Control for esurfacing or Moving Operation 5 5 WOK AEA 5 5 DEVICE MINIMUM SET 1 SET SET THIS SET OF SIGNS IS PLACED WITH SIGN LEGEND TUNED AWAY FOM BOTH DIECTIONS OF TAFFIC UNTIL ESUFACING OPEATIONS
More informationScan. This is a sample of the first 15 pages of the Scan chapter.
Scan This is a sample of the first 15 pages of the Scan chapter. Note: The book is NOT Pinted in color. Objectives: This section provides: An overview of Scan An introduction to Test Sequences and Test
More informationThe game of competitive sorcery that will leave you spellbound.
A Game by Buce Basi The game of competitive socey that will leave you spellbound. 0 min 4+ 2- Toubles a-bewin! It s exam time at the School of Socey and the mischievous witches ae caft thei stongest potions
More informationReducing Test Point Area for BIST through Greater Use of Functional Flip-Flops to Drive Control Points
2009 24th IEEE International Symposium on efect and Fault Tolerance in VLSI Systems Reducing Test Point Area for BIST through Greater Use of Functional Flip-Flops to rive Control Points Joon-Sung Yang
More informationClock Gate Test Points
Clock Gate Test Points Narendra Devta-Prasanna and Arun Gunda LSI Corporation 5 McCarthy Blvd. Milpitas CA 9535, USA {narendra.devta-prasanna, arun.gunda}@lsi.com Abstract Clock gating is widely used in
More informationDesign and Implementation OF Logic-BIST Architecture for I2C Slave VLSI ASIC Design Using Verilog
Design and Implementation OF Logic-BIST Architecture for I2C Slave VLSI ASIC Design Using Verilog 1 Manish J Patel, 2 Nehal Parmar, 3 Vishwas Chaudhari 1, 2, 3 PG Students (VLSI & ESD) Gujarat Technological
More informationUsing on-chip Test Pattern Compression for Full Scan SoC Designs
Using on-chip Test Pattern Compression for Full Scan SoC Designs Helmut Lang Senior Staff Engineer Jens Pfeiffer CAD Engineer Jeff Maguire Principal Staff Engineer Motorola SPS, System-on-a-Chip Design
More informationHybrid BIST Based on Weighted Pseudo-Random Testing: A New Test Resource Partitioning Scheme
Hybrid BST Based on Weighted Pseudo-Random Testing: A New Test Resource Partitioning Scheme Abhijit Jas, C.V. Krishna, and Nur A. Touba Computer Engineering Research Center Department of Electrical and
More informationDesign of Fault Coverage Test Pattern Generator Using LFSR
Design of Fault Coverage Test Pattern Generator Using LFSR B.Saritha M.Tech Student, Department of ECE, Dhruva Institue of Engineering & Technology. Abstract: A new fault coverage test pattern generator
More informationY. Tsiatouhas. VLSI Systems and Computer Architecture Lab. Built-In Self Test 2
CMOS INTEGRATE CIRCUIT ESIGN TECHNIUES University of Ioannina Built In Self Test (BIST) ept. of Computer Science and Engineering Y. Tsiatouhas CMOS Integrated Circuit esign Techniques VLSI Systems and
More informationI. INTRODUCTION. S Ramkumar. D Punitha
Efficient Test Pattern Generator for BIST Using Multiple Single Input Change Vectors D Punitha Master of Engineering VLSI Design Sethu Institute of Technology Kariapatti, Tamilnadu, 626106 India punithasuresh3555@gmail.com
More informationLecture 17: Introduction to Design For Testability (DFT) & Manufacturing Test
Lecture 17: Introduction to Design For Testability (DFT) & Manufacturing Test Mark McDermott Electrical and Computer Engineering The University of Texas at Austin Agenda Introduction to testing Logical
More informationSCP725 Series. 3M It s that Easy! Picture this:
3M Supe lose Pojection Systems SP725 Seies with Simply Inteactive 3M It s that Easy! Pictue this: Students acing to the boad Feedom to choose any inteactive softwae that fits you lesson plans Teaches effotlessly
More informationScan-shift Power Reduction Based on Scan Partitioning and Q-D Connection
Scan-shift Power Reduction Based on Scan Partitioning and Q-D Connection Tiebin Wu, Li Zhou and Hengzhu Liu College of Computer, National University of Defense Technology Changsha, China e-mails: {tiebinwu@126.com,
More informationDesign for test methods to reduce test set size
University of Iowa Iowa Research Online Theses and Dissertations Summer 2018 Design for test methods to reduce test set size Yingdi Liu University of Iowa Copyright 2018 Yingdi Liu This dissertation is
More informationFlagger Control for Resurfacing or Moving Operation. One-Lane Two-Way Operation
Flagger Control for esurfacing or Moving Operation 5 DEVICE MINIMUM WOK AEA SET 1 SET SET 3 SET 4 ACTIVE INACTIVE ACTIVE INACTIVE SIGN SETS 1 AND 3 AE ACTIVE AND (I.E., SIGNS FACE ONCOMING TAFFIC). SIGN
More informationAuburn University Marching Band
Aubun Univesity Maching Band Dea Pospective Dum Line Membe, Thank you fo you inteest in the 2018 Aubun Dum Line! The Aubun Univesity Maching Band has a poud tadition of exceent pefomances and geat schoo
More informationDeterministic Logic BIST for Transition Fault Testing 1
Deterministic Logic BIST for Transition Fault Testing 1 Abstract Valentin Gherman CEA, LIST Boîte Courrier 65 Gif-sur-Yvette F-91191 France valentin.gherman@cea.fr Hans-Joachim Wunderlich Universitaet
More informationTesting of Cryptographic Hardware
Testing of Cryptographic Hardware Presented by: Debdeep Mukhopadhyay Dept of Computer Science and Engineering, Indian Institute of Technology Madras Motivation Behind the Work VLSI of Cryptosystems have
More informationAchieving High Encoding Efficiency With Partial Dynamic LFSR Reseeding
Achieving High Encoding Efficiency With Partial Dynamic LFSR Reseeding C. V. KRISHNA, ABHIJIT JAS, and NUR A. TOUBA University of Texas, Austin Previous forms of LFSR reseeding have been static (i.e.,
More informationState Skip LFSRs: Bridging the Gap between Test Data Compression and Test Set Embedding for IP Cores *
LFSRs: Bridging the Gap between Test Data Compression and Test Set Embedding for IP Cores * V. Tenentes, X. Kavousianos and E. Kalligeros 2 Computer Science Department, University of Ioannina, Greece 2
More informationAn Experiment to Compare AC Scan and At-Speed Functional Testing
An Experiment to Compare AC Scan and At-Speed Functional Testing Peter Maxwell, Ismed Hartanto and Lee Bentz Integrated Circuit Business Division Agilent Technologies ABSTRACT This paper describes an experimental
More informationCpE 442. Designing a Pipeline Processor (lect. II)
CpE 442 Designing a Pipeline Pocesso (lect. II) CPE 442 hazads.1 Otline of Today s Lecte Recap and Intodction (5 mintes) Intodction to Hazads (15 mintes) Fowading (25 mintes) 1 cycle Load Delay (5 mintes)
More informationLow Power Implementation of Launch-Off- Shift and Launch-Off-Capture Using T-Algorithm
Low Power Implementation of Launch-Off- Shift and Launch-Off-Capture Using T-Algorithm S.Akshaya 1, M.Divya 2, T.Indhumathi 3, T.Jaya Sree 4, T.Murugan 5 U.G. Student, Department of ECE, ACE College, Hosur,
More informationCMOS Testing-2. Design for testability (DFT) Design and Test Flow: Old View Test was merely an afterthought. Specification. Design errors.
Design and test CMOS Testing- Design for testability (DFT) Scan design Built-in self-test IDDQ testing ECE 261 Krish Chakrabarty 1 Design and Test Flow: Old View Test was merely an afterthought Specification
More informationTEST PATTERN GENERATION USING PSEUDORANDOM BIST
TEST PATTERN GENERATION USING PSEUDORANDOM BIST GaneshBabu.J 1, Radhika.P 2 PG Student [VLSI], Dept. of ECE, SRM University, Chennai, Tamilnadu, India 1 Assistant Professor [O.G], Dept. of ECE, SRM University,
More informationUNIT IV CMOS TESTING. EC2354_Unit IV 1
UNIT IV CMOS TESTING EC2354_Unit IV 1 Outline Testing Logic Verification Silicon Debug Manufacturing Test Fault Models Observability and Controllability Design for Test Scan BIST Boundary Scan EC2354_Unit
More informationABOVE CEILING. COORDINATE WITH AV INSTALLER FOR INSTALLATION OF SURGE SUPRESSION AND TERMINATION OF OUTLET IN CEILING BOX
- VISUAL SYSTEMS EQUIPMENT LAYOUT SYMBOLS POVIDED BY AV CONTACTO POVIDED BY ELECTICAL CONTACTO/GENEAL CONTACTO POVIDED BY DATA/VOICE CABLING CONTACTO SYMBOL DESCIPTION EQUIPMENT NOTES EQUIPMENT POWE POWE
More information