DEVICE CONTROL AT. Witherspoon, and M. Wise, Continuous Electron Beam Accelerator Facility, Newport News, VA, USA

Similar documents
HPS Slow Controls Overview

Development of BPM Electronics at the JLAB FEL

Design for Testability

An Overview of Beam Diagnostic and Control Systems for AREAL Linac

Logic Devices for Interfacing, The 8085 MPU Lecture 4

Installation of a DAQ System in Hall C

CPS311 Lecture: Sequential Circuits

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

Fast Orbit Feedback at the SLS. Outline

Chapter 9 MSI Logic Circuits

UNIT V 8051 Microcontroller based Systems Design

Decade Counters Mod-5 counter: Decade Counter:

WELCOME. ECE 2030: Introduction to Computer Engineering* Richard M. Dansereau Copyright by R.M. Dansereau,

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath

Integration of Virtual Instrumentation into a Compressed Electricity and Electronic Curriculum

A dedicated data acquisition system for ion velocity measurements of laser produced plasmas

IJMIE Volume 2, Issue 3 ISSN:

Using on-chip Test Pattern Compression for Full Scan SoC Designs

CHAPTER1: Digital Logic Circuits

COE328 Course Outline. Fall 2007

... A COMPUTER SYSTEM FOR MULTIPARAMETER PULSE HEIGHT ANALYSIS AND CONTROL*

Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill

Improving EPICS IOC Application (EPICS user experience)

Brilliance. Electron Beam Position Processor

Amplification. Most common signal conditioning

PLTW Engineering Digital Electronics Course Outline

TOWARDS THE COMMISSIONING OF J-PARC

(Skip to step 11 if you are already familiar with connecting to the Tribot)

Design of Fault Coverage Test Pattern Generator Using LFSR

Scan. This is a sample of the first 15 pages of the Scan chapter.

Computer Systems Architecture

Digital Electronics Course Outline

The ESRF Radio-frequency Data Logging System for Failure Analysis

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Introductory Digital Systems Laboratory

THE SLS BEAMLINES DATA ACQUISITION AND CONTROL SYSTEM

Sharif University of Technology. SoC: Introduction

ECE 372 Microcontroller Design

Advanced Synchronization Techniques for Data Acquisition

IMS B007 A transputer based graphics board

Hall-B Beamline Commissioning Plan for CLAS12

1ms Column Parallel Vision System and It's Application of High Speed Target Tracking

EECS150 - Digital Design Lecture 2 - CMOS

BUSES IN COMPUTER ARCHITECTURE

INTRODUCTION. SLAC-PUB-8414 March 2000

VHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress

2.6 Reset Design Strategy

Testability: Lecture 23 Design for Testability (DFT) Slide 1 of 43

CONTROL OF THE LOW LEVEL RF SYSTEM OF THE LARGE HADRON COLLIDER

AREAL- Phase 1. B. Grigoryan on behalf of AREAL team

The word digital implies information in computers is represented by variables that take a limited number of discrete values.

ni.com Digital Signal Processing for Every Application

HS Digital Electronics Pre-Engineering

Interfacing the TLC5510 Analog-to-Digital Converter to the

EE292: Fundamentals of ECE

Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

VeriLab. An introductory lab for using Verilog in digital design (first draft) VeriLab

DIGITAL FUNDAMENTALS

Triple RTD. On-board Digital Signal Processor. Linearization RTDs 20 Hz averaged outputs 16-bit precision comparator function.

PEP-II longitudinal feedback and the low groupdelay. Dmitry Teytelman

LAX_x Logic Analyzer

COMMISSIONING OF THE ALBA FAST ORBIT FEEDBACK SYSTEM

Experiment # 4 Counters and Logic Analyzer

CHAPTER 4: Logic Circuits

FPGA Design. Part I - Hardware Components. Thomas Lenzi

CBF500 High resolution Streak camera

Chapter 2. Digital Circuits

University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science SOLUTIONS

Where Are We Now? e.g., ADD $S0 $S1 $S2?? Computed by digital circuit. CSCI 402: Computer Architectures. Some basics of Logic Design (Appendix B)

Engineered to meet your needs T he oldest name in stud welding,

Multiband Noise Reduction Component for PurePath Studio Portable Audio Devices

CHARACTERIZATION OF END-TO-END DELAYS IN HEAD-MOUNTED DISPLAY SYSTEMS

Building Video and Audio Test Systems. NI Technical Symposium 2008

Prototyping an ASIC with FPGAs. By Rafey Mahmud, FAE at Synplicity.

DIGITAL SYSTEM DESIGN UNIT I (2 MARKS)

Lab #10: Building Output Ports with the 6811

Lecture 23 Design for Testability (DFT): Full-Scan

STATUS AND CONCEPTUAL DESIGN OF THE CONTROL SYSTEM FOR THE HEAVY ION THERAPY ACCELERATOR FACILITY HICAT

Fig. 1. The Front Panel (Graphical User Interface)

Lecture 23 Design for Testability (DFT): Full-Scan (chapter14)

Logisim: A graphical system for logic circuit design and simulation

Computer Architecture and Organization

INDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR NPTEL ONLINE CERTIFICATION COURSE. On Industrial Automation and Control

Final Exam review: chapter 4 and 5. Supplement 3 and 4

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

THE LXI IVI PROGRAMMING MODEL FOR SYNCHRONIZATION AND TRIGGERING

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) LATCHES and FLIP-FLOPS

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS

PITZ Introduction to the Video System

CSE115: Digital Design Lecture 23: Latches & Flip-Flops

Pulsed Klystrons for Next Generation Neutron Sources Edward L. Eisen - CPI, Inc. Palo Alto, CA, USA

Chapter 3. Boolean Algebra and Digital Logic

Qs7-1 DEVELOPMENT OF AN IMAGE COMPRESSION AND AUTHENTICATION MODULE FOR VIDEO SURVEILLANCE SYSTEMS. DlSTRlBUllON OF THIS DOCUMENT IS UNLlditEb,d

VIRTUAL INSTRUMENTATION

Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24

Simple motion control implementation

1. Convert the decimal number to binary, octal, and hexadecimal.

VLSI Design: 3) Explain the various MOSFET Capacitances & their significance. 4) Draw a CMOS Inverter. Explain its transfer characteristics

Chapter 4. Logic Design

6-DIGIT FREQUENCY METER, TACHOMETER, RATE METER, TIMER, PULSE TOTALIZER, PROCESS METER & TOTALIZER WITH RS-232 PENTA P6000

Transcription:

JUL 2 5 w36 t DEVICE CONTROL AT @onf-%.i.isia- -3W S. SchafTner,&&&eTd. Bookwalter, B. Bowling, K. Brown, L. G. Lahti, P. Letta, B. Montjar, N. Patavalis, J. Tang, W. Watson, C. West, D. Wetherholt, K.,White, S. Witherspoon, and M. Wise, Continuous Electron Beam Accelerator Facility, Newport News, VA, USA CEBAF has undergone a major conversion of its accelerator control system from TACL to EPICS, affecting device control for the RF system, magnets, the machine protection system, the vacuum and valves, and the diagnosticsystems including beam position monitors (BPMs), harps, and the camera and solenoid devices (beam viewers, faraday cups, optical transition radiation viewers, synchrotron radiation monitor, etc.). Altogether these devices require approximately 125,000 EPICS database records. The majority of these devices are controlled through CAMAC; some use embedded microprocessors (RF and magnets), and newer interfaces are in VME. The standard EPICS toolkit was extended to include a driver for CAMAC which supports dual processors on one serial highway, custom database records for magnets and BPMs, and custom data acquisition tasks for the BPMs. I. Differences Between TACL and EPICS The systematic differences between TACL and EPICS have been well-documented, see [ 1 & 21. From the standpoint of the low-level application developers at CEBAF involved in the conversion of the control system, a few key differences stand out. A. Hardware Control In TACL, control algorithms were stored as elements in a logic grid where different subsystems were distinguished by location in the grid. This inhibited independent development because only one subsystem at a time could access the grid to work on its control algorithm. In EPICS, the control algorithms are stored in independent databases which are not combined until the system is loaded onto the input-output controller (ioc). Another difference is the frequency with which logic elements or database records are processed. Because TACL ran on UNIX machines, processing frequency was non-deterministic. EPICS runs on processors which use a real-time kernel, therefore the rate at which EPICS database records are processed is deterministic. In TACL the logic grid was processed sequentially from left-to-right and cycled at a rate determined by the size of the logic grid and the speed of the processor. EPICS has a greater variety of execution options including differential scan rates, passive processing (records process only when triggered by another record), and software and hardware event-triggered processing. EPICS also provides a tool which makes it easy to set up finite state machines (sequencers) which give a finer degree of control over how database records are processed. 'Supported by U.S. DOE contract DE-AC05-84ER40150. In TACL, predefined defaults could be set for signals coming from a remote computer when communication between two computers was lost. In EPICS, signals retain the last known value before communication was lost. TACL provided predefined logical operators like OR, AND, NAND, and inverter as well mathematical operators including transcendental functions. TACL also provided digital logic elements such as Flip Flops, multiplexers/demultiplexers, comparators, and words-to-bits, bits-tc-words convertors. The number of inputs and outputs for these elements could be easily set by the application developer. EPICS does not provide these operators in a pre-defined manner. It is not easy in EPICS to expand the number of inputs and outputs to a database record. B. Operator Interface The operator interface (OPI) portion of the control system in EPICS is fully integrated into the XWindows system while the TACL OPI was built using a proprietary graphics system that ran only on HP workstations. One impact is that in TACL, the OPI was limited to a single window per workstation while in EPICS the OPI can display multiple windows. In TACL, display screens tended to contain a lot of information and became very crowded. In EPICS, it is possible to modularize the informationpresented to operatorswhich makes it easier to focus on a specific task. The EPICS OPI does not have the same concept of a push-button as did TACL. In TACL it was possible to tie two signals to a single push-button so that the operator could set one signal and read back the results on a separate signal. In EPICS, push-buttons are tied to a single signal only. Also, the TACL OPI had a predefined symbol that interacted with the word-to-bits and bits-to-words logic element which would allow an operator to set and/or monitor individual bits. A pair of word-to-bits and bits-to-words records were added to EPICS at CEBAF early in the conversion process but a matching symbol was not added to the OPI until much later. Even now, it is not easy to set individual bits from the OPI in EPICS. 11. Conversion From TACL to EPICS C. RF Prototype and CAMAC Driver The first system to be converted was the RF system which suppliesthe power needed to accelerate the beam. The RF system is distributed across 350 modules and each module is controlled by a microprocessor. The microprocessors communicate to the control system via CAMAC buffer cards. Some additional control and monitoring functions are provided by CAMAC cards which are not integrated into the microprocessor system.

This report has been reproduced from the best available copy. Available to DOE and DOE contractors from the Office of Scientific and Technical Information, P.O. Box 62, Oak Ridge, TN.37831; prices available from (615)576-8401, FTS 626-8401. Available to the public trom the National Technicat Information Service, U.S. Department of Commerce, 5285 Port Royd Rd., Springtield, VA 22161. Price: $92 Printed copy Microfiche A01 <..

DISCLAIMER Portions of this document may be illegible in electronic image products. Images are produced from the best available original document..

In TACL, the CAMAC interface to the control system was via GPIB into the HP computers. In EPICS the CAMAC interface goes through a HYTEC VSD 2992 Serial Highway Link Driver via the VME bus into the ioc. Initially EPICS did not possess drivers for CAMAC that were useful for CEBAF. Nor were drivers available to handle I/O to the RF microprocessors through the CAMAC buffer card. But due to the open architecture philosophy of EPICS it was possible to extend the EPICS toolkit to include drivers for standard CAMAC devices and a special driver to handle the buffered information to and from the RF microprocessors.the CAMAC driver also includes sup port for multiple processors on one serial highway, a feature which was not previously available in EPICS. A parallel effort to the development of driver support was the conversion of the RFapplicationfrom TACL to EPICS. The method used was to directly translate the TACL logic array, user processes and user functions, and state machine into EPICS database records, subroutine records and state machines. For the most part, the missing logic functions (logic gates, boolean operators, etc.) could be replaced with EPICS calculation and subroutine records..it was necessary to add two records to the standard EPICS library: bits-to-words and words-to-bits. TACL user functions and processes could be translated directly using standard EPICS records. Translating the RF state machine proved to be slightly more difficult because the TACL version relied on the cyclical nature of execution of the logic grid and on the locations of some sets of logic elements relative to other sets in the logic grid, Le., it was guaranteed that certain logic elements would process before other logic elements. In EPICS, the application developer has more flexibility to control the flow of processing but also more responsibility to make sure database records get processed in the correct order and at the correct time. On the whole the conversion for the RF system went extremely well. It took the RF prototype team 3 months to produce a useable RF control system in EPICS. The major problems were the slow learning curve and the lack of novice oriented documentation for EPICS. Expert assistance from Los Alamos aided the prototype effort and allowed the CEBAF programmers on the prototype team to gain enough experiencewith the system to help others in the next phase of the conversion. D. Vacuum and Valves and Harps Once the CAMAC driver and device support were added to EPICS most low-level applications could be converted using only the available features of the standard EPICS toolkit. The simplest systems to convert were the beamline vacuum and valves and harps. The vacuum and valve system measures the vacuum in the beamline and provides control for valves which shut off sections of the beamline if contaminants are detected. The harps are diagnostic beam profile wire scanners. The conversion strategy for these systems was to take the existing TACL logic sets and find corresponding EPICS records. The vacuum and valve systems in TACL made heavy use of the JK Flip Flop logic element which has no matching record in EPICS. It turned out to be easy to model the behavior of this logic element with an EPICS subroutine record. The harps required the addition of a sequencer to replace a TACL user function used to control a stepper motor. The first operational tests for these applications were completed within 3 months of the initial testing of the RF prototype. E. Machine Protection System The machine protection system (MPS)is used to detect and prevent operating conditionswhich are potentially dangerous to the acceleratordue to beam power and/or beam loss. The MPS control software allows operators to determine the status of all the MPS elements in the accelerator at a glance as well as the ability to enter high voltage set points and read back voltages and currents.the first conversion of this system was operational within two months of first operations with the RF prototype. Again the conversion strategy was a direct translation from TACL to EPICS. Later iterations of this system preserved the functionalitybut took advantage of EPICS features that did not exist in TACL (such as differential scan rates). Future releases of EPICS will also permit security so that only operators in the control room can change selected parameters. F. Solenoid and Camera Devices The solenoid and camera system consists of solenoid driven devices such as faraday cups and retractable slits, solenoid and camera devices, mainly beam viewers, and some remote video monitoring devices, like experimental hail target chamber video. A single button selection of any one of these devices performs all functionsfor that device. For example, beam viewers cannot sustain high average beam currents without shattering, so the viewer control system must make sure that the thermionic gun parameters are lowered prior to insertion of a viewer. Some viewers are positioned such that they share the same physical location in the beamline as other devices so the viewer control software must make sure that these devices are retracted before a viewer is inserted. Also, since several viewers are connected to a single camera via a switcher only one can be viewed at a time. The software must retract a viewer which is currently inserted if another viewer is requested. These systems are fairly simple as far as the hardware interface is concerned. One device has at most two limit switch readbacks, one solenoid control, and one camera control. All of these control points can be manipulated using standard EPICS records. The complexity of this system comes from the single button interface and the interfaces between other systems. In particular, it was possible to implement the mutual exclusion requirement very easily in TACL using logic gates with expandable numbers of inputs and outputs and a very simple user function. In order to duplicatethis functionalityin EPICS a fairly complex sequencer program had to be written. G. Magnets The CEBAF accelerator uses over 2000 magnets of various types. The use of EPICS allowed features to be incorporated in the control software that were not easily available under TACL. One of these features is the ability to write to hardware

only on request, which limits the possibility of writing noise to magnets causing them fo go off hysteresis. Other features are: selectable control modes to track setpoint commands and initiate hysteresis cycling in the event that a setpoint command would violate the hysteresis curve; ability to control magnets by current or by field; control of the rate at which the current is requested to change; ability to maintain a constant field in magnets while doing maintenance in local mode. It was not pratical to implement ail of these features using standard records from the EPICS toolkit; custom records were used instead. Since EPICS was designed as an open system that is easily extensible this did not present a real problem although, the effort was again hampered by the lack of good novice users documentation. But once the process was understood, extending EPICS to incorporate new record types was not a difficult task. H. Beam Position Monitors (BPMs) The CEBAF accelerator contains approximately 500 BPMs. Two different types of electronics are used to acquire data for these BPMs. In addition, some of the BPMs are multiplexed so that up to five BPMs share the same set of electronics. The most common type of BPM electronics are interfaced to CAMAC (the 4-channel BPMs); some of these BPMs are multiplexed and the multiplexer controller sits on the VME bus. The rest of the BPMs use switched electrode electronics (SEE) and are interfaced directly to the VME bus. In theory, the 4-channel BPMs could have used the CAMAC driver support connected to the standard set of EPICS records. This proved not to be practical. The 4-channel BPMs need to acquire data at 60 Hz and the maximum cycling rate in EPICS is 10 Hz.This rate could be set higher, but some iocs control 40 BPMs and the overhead involved in database record processing made it impossible to acquire and process data for each BPM individually at a fast enough rate.the solution to this problem was to utilize the fact that EPICS allows an external process to event-triggerdatabase processing. A data acquisition task was designed to acquire multiple data points for all the BPMs in a CAMAC crate, distribute the data to custom BPM records in the database and then trigger these records to process. The data acquisition requirements for the SEE BPMs are even higher. These devices are controlled directly from VME and offer much greater performance and processing capabilities than the 4-channel BPMs. The same processing strategy was adopted for the SEE BPMs. This structure allows operators to control both types of BPMs electronicswith the same set of global controls and presents a common interface to high level a p plications. It was also necessary to write new EPICS VMEdriver sup port for the multiplexer,controller since this board was developed in-house. It was possible to attach this driver to existing EPICS records. 111. Advantages of EPICS as a Control System EPICS is both an open system and a modular system. At the lowest level, the toolkit uses a real-time OS kernel and at the higher level, it uses X-Windows. It is easy to integrate new device support and to extend the system to include new record types. EPICS has very flexible control options such as settable, differential scan rates and event-triggered processing. Integrated tools are available to aid in development,database management, debugging, and operations. Since CEBAF began its conversion effort the novice documentation has been improved considerably and is available on the World Wide Web. I. Scale of CEBAF Control System Some idea of the size of the CEBAF accelerator control system can be summarized by the following table: Table 1: Size of CEBAF Control System ~ System RF # EPICS Records ~~ # Control Points 72034 28205 Harps 5281 Machine Protection 3024 3323 Magnets 26849 Solenoid and Camera 4336 8479 BPMs 12625 4892 Vacuum and Valves ~ Total 125065 1773 419 47834 The number of control points is defined to be the number of analog inputs and outputs plus the number of command bit inputs and outputs that communicate directly with the hardware. The original TACL system controlled approximately 25% of the CEBAF accelerator. The current EPICS control system is operating the entire machine and is still growing. EPICS has proven to be a system which scales well and which provides good tools to aid application developers. IV. References [I]William A. Watson 111, et. a]., "The CEBAFAccelerator Control System: Migrating from a TACL to an EPICS Based System", International Conference on Accelerator and Lurge Experimental Physics Control Systems, Oct., 1993. [2]Karen S.White, et. a]., "The Migration of the CEBAF Accelerator Control System from TACL to EPICS", CEBAF Control System Review, May, 1994.