Improving EPICS IOC Application (EPICS user experience)
|
|
- Iris Murphy
- 5 years ago
- Views:
Transcription
1 Improving EPICS IOC Application (EPICS user experience) Shantha Condamoor Instrumentation and Controls Division 1
2 to overcome some Software Design limitations A specific use case will be taken as an example and discussed. Usefulness of Benchmarking EPICS IOC applications. Illustrate how the Software Design limitation on SLAC's LCLS LLRF PAD EPICS IOC software was overcome by adopting a completely new Design strategy, how it was successfully implemented and released in production. Discussion on how perceived hardware limitations can be overcome with actual test data gathering to upgrade live systems. 2
3 The IOC under scrutiny Phase and Amplitude Detector (PAD) is used by Low Level RF Systems for digitizing RF signals at SLAC s LCLS. The PAD CPU is a 64 MHz coldfire processor (PowerPC) running on RTEMS and EPICS framework. The initial LLRF SW design (4 years back) of the IOC took into account the LCLS commissioning beam rate of 30 Hz. Thus the LLRF ioc, EPICS database and device support were all designed with a trigger rate of 30 Hz in mind. The same PAD board was also used in a different beam diagnostics application the BPMs but with a very different software design. 3
4 Who is to be blamed? Down the road, as SLAC s LCLS became successful, the push for higher trigger rate necessitated that the LLRF PAD IOCs keep up with a beam rate of 120 Hz. Several LLRF PADs had trouble keeping up with this trigger rate and sampling sizes had to be reduced drastically. It was blamed as always on the limitations of the hardware specifically the cpu and the bus speed. Was it really? 4
5 Take stock of the situation Analysis of the PAD IOC software and its design found that: Existing PAD IOC acquires data, digitizes, processes and finally ships results over CA or udpcomm (a custom protocol for fast data transfers) to a Master VME IOC for Phase/Amplitude and feedback controls. Coldfire CPU loads max out with increases in CA clients. PVs start disconnecting when window sample sizes are close to 512 for all four channels of the PADs at high trigger rates. Snapshots of all running PAD statistics during a typical Operations day showed average loads above 80% for several PADs even with total sample size (offset + ROI window) much less than 2048 words (16-bits). 120 Hz BSA (beam synchronous acquisitions) had issues (even for scalar values). Dynamic increases of ADC sample window size and offset adjustments at high trigger rates can bring down a PAD operators are not aware of the limits for each PAD. HOPR and LOPR and other such protections for Phase/Amplitude and other critical parameters missing / not implemented for several records resulting in unexpected, undesirable behavior. 5
6 Can LLRF PAD software be improved? PAD hardware design provides good SNR. 16-bit ADC-based PAD specifically designed for LCLS RF signals. Functional or operational limitations are imposed due to software implementation only. With the same hardware design but efficient software design (by T.Straumann), PAD BPM software could handle high trigger rates up to 360 Hz as validated by the BPM PADs. Time between ISR and DAQ Task processing start (readout of FIFOs) much less than 1 ms as observed on the scope for 512 samples (128 * 4). So theoretically, should be able to handle 120 Hz (8.3 ms) trigger rates easily. Limitations of Coldfire processing power can be overcome by offloading most of the processing to the VME Master IOC. Keep the PAD software simplistic and ship all ADC data over the dedicated Second Ethernet Port. 6
7 Benchmarking efforts Coldfire Hardware timers used to benchmark different sections of the existing code. Snapshots of all the PADs statistics running in LCLS production during a nominal operations day. Most PADs showed > 80% CPU loads teetering towards 100% with a few increase in CA clients. It is easy to push a PAD over the 120 Hz. Benchmark BPM PAD FIFO read out times using scope. Readout times were < 1 ms at 100 Hz. 7
8 LLRF PAD Trigger and Timing When a trigger occurs, the PAD immediately ships the data packed in a special format to the VME IOC as UDP packets using a custom protocol. LLRF PAD Input signals are typically locked to the external triggers. LLRF PAD ADC Trig Beam Cycle (120Hz)...*... *... *...*... (120Hz) data, data data, data 8
9 VME IOC and PAD EIOC Processing Modules and drivers Channel Access Dedicated Ethernet for fast data transfers via UDP VME IOC Application Device Support Layer PAD EIOC Application drvllrfpad Driver Layer Device Support Layer drvllrf (generic helper library for LLRF PADs) udpcomm drvpadudpcomm drvpadadcstream drvpad (ADC, FIFO) 9
10 LLRF VME IOC Processing with new SW design Number crunching in a Real Time task Outcome of data processing deposited in 4 * 5 = 20 ai records (max): Phase (_PACT), Amplitude (_AACT), _IACT, _QACT and Power (_WACT) for each of the 4 ADC channels. RF Signals can be interlaced or non-interlaced or simple waveforms. Interlaced or non-interlaced Phase, Amplitude, I, Q and Power of down-mixed signals or Actual Beam Voltage (_SACT) for simple channels. SCAN I/O Intr, HIGH PRIO This is the Head of the processing chain. One lockset for each ADC channel consists of (_PACT,_AACT,_IACT,_QACT,_WACT) or (_SACT) for a total of 4 locksets with five (or 1 record) for each ADC channel. Processed 4 times per 120 Hz. Last record in each lockset fans out to BSA record processing. 4 waveform records : _RAW_WF for each ADC Channel s waveform Each Raw Waveform in its own lockset not linked to any other record SCAN I/O Intr set to HIGH to end up in high-priority scan list in the udpcomm protocol. TSE = -2 to timestamp the waveform for BSA 4 * 5 = 20 ai records (max): (_S_PA, _S_AA, _S_IACT, _S_QACT, _S_WA) Slowly scanned waveforms for each of the HIGH PRIO ai records for display purposes. First record in lockset s SCAN 1 second, LOW PRIO All other linked records in lockset SCAN Passive. 4 slowly scanned waveform records : _S_R_WF for each ADC Channel s waveform SCAN 1 second, LOW PRIO for display purposes. Several I/O parameters of various record types: Input parameters for each ADC channel: ROI Window Offset (_OFST), Sampling Points (_SIZE), Phase Offset (_POC), Voltage Scale Factor (_AVC), Power Scale Factor (_APC) Output: PAD Stream Switch to start the streams from PAD (ACCESS) 10
11 VME IOC Callbacks while (1) { wait for streamed PAD ADC data -1 udp packet = 1 ADC CH data perform basic validity checks call user 'cook' callback on the waveform; user processes data callbacks in drvllrf /* cook' callback puts the processed data in llrf data structures or arrays where a lightweight, fast record (Phas, Ampl etc. ai records) can pick it up. Data goes to BSA processing from beam rate */ if 'cook' callback is successful then post waveform to message buffer area (High Priority) depending on 'cook' return code Use the public function drvpadudpcommpostreply() to let cook post the same reply to a second slot on the message board for slowly scanned waveforms. } 11
12 LLRF PAD-specific signal types Each LLRF PAD ADC channel can process any one of 3 input signal types. Each of the following three functions handles these 3 types. Old Functions were processed by ColdFire PAD in old design. Now, equivalent new functions process them in VME IOC function to choose determined by unique combination of PADSLOT and Channel Number. Interlaced signals padgenreadsignal() ->drvpadcalcphasampl() Input signal comes in at 4 * 25.5 MHz clock rate. Interlaced I/Q samples. Data in quadruples (I0,Q1,I2,Q3). Multiply sample by appropriate scale factor. Calculate avgi, avgq, Ampl, Phas, Power. Not implemented for Klystron L1S Diagnostics PAD Non-Interlaced signals padifqreadsignal() -> drvpadnoninterlaced() Input signal does not come in at 4 * 25.5 MHz rate (eg. 119 MHz Ref) I/Q for each point in WF. Samples in multiples of 6. Multiply sample by appropriate scale factor. Calculate avgi, avgq, Ampl, Phas, Power. Simple signals padsimpreadsignal() ->drvpadcalcsimpavg() Input signals do not need I/Q processing. Data can be any length (max 512) generally multiples of 4. Multiply sample by a constant. 12
13 LLRF VME IOC and PAD EIOC Data Flow LLRF PAD EIOC Data Flow VME IOC Data Flow init_record() Start the padthread() task Start padudplistener() task Setup and enable Trigger Interrupt Start or Stop udpcomm callbacks() PAD Stream Start/Stop Command for all 4 channels Setup DrvPadUdpcommPrefs() Setup drvpadudpcommcallbacks() padinit() switches all PADs to singlechannel mode padthread() Wait for event flag set in isr() For channel=3,2,1,0: If streaming data can be engaged { getdata() udpcomm callback reads in PAD FIFO data in RowMajor format for each channel. padstreamsend() sends PAD stream data of 512 words for each channel in each UDP packet.} else { Engage ordinary record support } PAD Stream data 1 UDP packet per ADC 120 Hz rate padcook() Wait for one UDP packet from udpcomm callback. For channel=3,2,1,0: If datakind == 2 { drvpadcalcsimavg() drvpostsimpavg() /* waveform */} else { drvpadcalcphasampl() drvpostphasampl() /* waveform */} 13
14 LCLS Production SW Release: CH0: PAC Out CH1: Klystron Drive CH2: Klystron Beam Voltage Ch3: Klystron Forward EVR 120 Hz supplied to PAD 512 samples per ADC channel * 4 = 2048 words per trigger. Phas /Ampl, Iavg/Qavg for all 4 channels time-stamped at 120 Hz rate. Waveforms delivery tested at 120 Hz. (display waveforms at 1 Hz). 14
15 LLRF VME IOC and PAD EIOC CPU Loads 15
16 Release in production Software Design completed based on the new generation of udpcomm. Commissioning of new hardware and release of Initial version of IOCs in production completed successfully within 3 months. Verified that this new SW design supports 120 Hz delivery of calculated I,Q,Phase,Amplitude, Voltage, Power etc. Additionally, it can deliver 512 sample waveforms for 4 channels at 120 Hz BSA rate. Benchmarking done after release showed that PAD load is around 30% irrespective of the number of CA clients connected to it. VME IOC load less than 5% Migrated all existing PVs to new VME IOC and PAD IOC. Worked with Operations to announce new design/implementation. 16
17 Acknowledgements T.Straumann: for releasing new udpcomm SW, code and design reviews R.Akre: for providing RF lab facilities and test setup E.Williams: for answering several EPICS questions D.Rogind: for supporting the project All SLAC physicists who gave positive feedback about the improvements. SLAC operators and all co-workers who gave support to this little project from start to finish. 17
18 Thank You! Questions 18
BEPCII Libera Control System
BEPCII Libera Control System Beam Instrument Group Accelerator Research Center IHEP Huizhou Ma 2010.3 BEPCII Libera Control System Outline Introduction of Libera Libera PVs Libera System Overview Soft
More informationPEP-II longitudinal feedback and the low groupdelay. Dmitry Teytelman
PEP-II longitudinal feedback and the low groupdelay woofer Dmitry Teytelman 1 Outline I. PEP-II longitudinal feedback and the woofer channel II. Low group-delay woofer topology III. Why do we need a separate
More informationLatest Timing System Developments
Latest Timing System Developments Jukka Pietarinen EPICS Collaboration Meeting Shanghai March 2008 25.4.2007 Register Map Changes (new register mapping) CompactPCI boards implement new register mapping
More informationBrilliance. Electron Beam Position Processor
Brilliance Electron Beam Position Processor Many instruments. Many people. Working together. Stability means knowing your machine has innovative solutions. For users, stability means a machine achieving
More informationLCLS Event System - Software
LLS vent System - Software Software Requirements vent Generation (VG) vent Receiver (VR) Beam Synch Acquisition (BSA) PIS Displays VG IO Diagnostics, vent ode Setup, BSA vent Definitions (DF) VR IO Diagnostics,
More informationNorth Damping Ring RF
North Damping Ring RF North Damping Ring RF Outline Overview High Power RF HVPS Klystron & Klystron EPICS controls Cavities & Cavity Feedback SCP diagnostics & displays FACET-specific LLRF LLRF distribution
More informationAR SWORD Digital Receiver EXciter (DREX)
Typical Applications Applied Radar, Inc. Radar Pulse-Doppler processing General purpose waveform generation and collection Multi-channel digital beamforming Military applications SIGINT/ELINT MIMO and
More informationA New "Duration-Adapted TR" Waveform Capture Method Eliminates Severe Limitations
31 st Conference of the European Working Group on Acoustic Emission (EWGAE) Th.3.B.4 More Info at Open Access Database www.ndt.net/?id=17567 A New "Duration-Adapted TR" Waveform Capture Method Eliminates
More informationCONTROL OF THE LOW LEVEL RF SYSTEM OF THE LARGE HADRON COLLIDER
10th ICALEPCS Int. Conf. on Accelerator & Large Expt. Physics Control Systems. Geneva, 10-14 Oct 2005, PO1.028-1 (2005) CONTROL OF THE LOW LEVEL RF SYSTEM OF THE LARGE HADRON COLLIDER A. Butterworth 1,
More informationTHE DESIGN OF CSNS INSTRUMENT CONTROL
THE DESIGN OF CSNS INSTRUMENT CONTROL Jian Zhuang,1,2,3 2,3 2,3 2,3 2,3 2,3, Jiajie Li, Lei HU, Yongxiang Qiu, Lijiang Liao, Ke Zhou 1State Key Laboratory of Particle Detection and Electronics, Beijing,
More informationMTL Software. Overview
MTL Software Overview MTL Windows Control software requires a 2350 controller and together - offer a highly integrated solution to the needs of mechanical tensile, compression and fatigue testing. MTL
More informationAn Overview of Beam Diagnostic and Control Systems for AREAL Linac
An Overview of Beam Diagnostic and Control Systems for AREAL Linac Presenter G. Amatuni Ultrafast Beams and Applications 04-07 July 2017, CANDLE, Armenia Contents: 1. Current status of existing diagnostic
More informationMajor Differences Between the DT9847 Series Modules
DT9847 Series Dynamic Signal Analyzer for USB With Low THD and Wide Dynamic Range The DT9847 Series are high-accuracy, dynamic signal acquisition modules designed for sound and vibration applications.
More informationRF considerations for SwissFEL
RF considerations for H. Fitze in behalf of the PSI RF group Workshop on Compact X-Ray Free Electron Lasers 19.-21. July 2010, Shanghai Agenda Introduction RF-Gun Development C-band development Summary
More informationRF2TTC and QPLL behavior during interruption or switch of the RF-BC source
RF2TTC and QPLL behavior during interruption or switch of the RF-BC source Study to adapt the BC source choice in RF2TTC during interruption of the RF timing signals Contents I. INTRODUCTION 2 II. QPLL
More informationKlystron Lifetime Management System
Klystron Lifetime Management System Łukasz Butkowski Vladimir Vogel FLASH Seminar Outline 2 Introduction to KLM Protection and measurement functions Installation at Klystron test stand FPGA implementation
More informationInstallation of a DAQ System in Hall C
Installation of a DAQ System in Hall C Cuore Collaboration Meeting Como, February 21 st - 23 rd 2007 S. Di Domizio A. Giachero M. Pallavicini S. Di Domizio Summary slide CUORE-like DAQ system installed
More informationFast Orbit Feedback at the SLS. Outline
Fast Orbit Feedback at the SLS 2nd Workshop on Beam Orbit Stabilisation (December4-6, 2002, SPring-8) T. Schilcher Outline Noise Sources at SLS Stability / System Requirements Fast Orbit Feedback Implementation
More informationELMB Full Branch Test
Fernando Varela 1 ELMB Full Branch Test Outline Architecture ELMB Full Branch Set-Up Powering I/O functionality Bus Behavior SW Architecture Test Procedure SCADA Panels Run Control Offline Analysis Findings
More information1 Digital BPM Systems for Hadron Accelerators
Digital BPM Systems for Hadron Accelerators Proton Synchrotron 26 GeV 200 m diameter 40 ES BPMs Built in 1959 Booster TT70 East hall CB Trajectory measurement: System architecture Inputs Principles of
More informationLCLS Machine Protection System Engineering Design Specifications
LCLS Engineering Specifications Document# 1.1-315 Project Management Revision 2 LCLS Machine Protection System Engineering Design Specifications Stephen Norum Author Signature Date Hamid Shoaee System
More informationField Programmable Gate Array (FPGA) Based Trigger System for the Klystron Department. Darius Gray
SLAC-TN-10-007 Field Programmable Gate Array (FPGA) Based Trigger System for the Klystron Department Darius Gray Office of Science, Science Undergraduate Laboratory Internship Program Texas A&M University,
More informationLow Level RF for PIP-II. Jonathan Edelen LLRF 2017 Workshop (Barcelona) 16 Oct 2017
Low Level RF for PIP-II Jonathan Edelen LLRF 2017 Workshop (Barcelona) 16 Oct 2017 PIP-II LLRF Team Fermilab Brian Chase, Edward Cullerton, Joshua Einstein, Jeremiah Holzbauer, Dan Klepec, Yuriy Pischalnikov,
More informationZebra2 (PandA) Functionality and Development. Isa Uzun and Tom Cobb
Zebra2 (PandA) Functionality and Development Isa Uzun and Tom Cobb Control Systems Group 27 April 2016 Outline Part - I ZEBRA and Motivation Hardware Architecture Functional Capabilities Part - II Software
More informationDevelopment of BPM Electronics at the JLAB FEL
Development of BPM Electronics at the JLAB FEL D. Sexton, P. Evtushenko, K. Jordan, J. Yan, S. Dutton, W. Moore, R. Evans, J. Coleman Thomas Jefferson National Accelerator Facility, Free Electron Laser
More informationFirst Simultaneous Top-up Operation of Three Different Rings in KEK Injector Linac
First Simultaneous Top-up Operation of Three Different Rings in KEK Injector Linac Masanori Satoh (Acc. Lab., KEK) for the injector upgrade group 2010/9/16 1 Overview of Linac Beam Operation 2010/9/16
More informationDT9837 Series. High Performance, USB Powered Modules for Sound & Vibration Analysis. Key Features:
DT9837 Series High Performance, Powered Modules for Sound & Vibration Analysis The DT9837 Series high accuracy dynamic signal acquisition modules are ideal for portable noise, vibration, and acoustic measurements.
More informationVRT Radio Transport for SDR Architectures
VRT Radio Transport for SDR Architectures Robert Normoyle, DRS Signal Solutions Paul Mesibov, Pentek Inc. Agenda VITA Radio Transport (VRT) standard for digitized IF DRS-SS VRT implementation in SDR RF
More informationAdvanced Synchronization Techniques for Data Acquisition
Application Note 128 Advanced Synchronization Techniques for Data Acquisition Introduction Brad Turpin Many of today s instrumentation solutions require sophisticated timing of a variety of I/O functions
More informationHigh Speed Data Acquisition Cards
High Speed Data Acquisition Cards TPCE TPCE-LE TPCE-I TPCX 2016 Elsys AG www.elsys-instruments.com 1 Product Overview Elsys Data Acquisition Cards are high speed high precision digitizer modules. Based
More informationPITZ Introduction to the Video System
PITZ Introduction to the Video System Stefan Weiße DESY Zeuthen June 10, 2003 Agenda 1. Introduction to PITZ 2. Why a video system? 3. Schematic structure 4. Client/Server architecture 5. Hardware 6. Software
More informationZynq platform and related instruments
Libera Single Pass E / Matjaž Žnidarčič, 12.10.2012 Zynq platform and related instruments Peter Leban, DEELS, June 2017, Paris Content Peter's project Company's projects (continuation) (continuation) LAST
More informationBuilding Video and Audio Test Systems. NI Technical Symposium 2008
Building Video and Audio Test Systems NI Technical Symposium 2008 2 Multimedia Device Testing Challenges Integrating a wide range of measurement types Reducing test time while the number of features increases
More informationGALILEO Timing Receiver
GALILEO Timing Receiver The Space Technology GALILEO Timing Receiver is a triple carrier single channel high tracking performances Navigation receiver, specialized for Time and Frequency transfer application.
More informationLibera Hadron: demonstration at SPS (CERN)
Creation date: 07.10.2011 Last modification: 14.10.2010 Libera Hadron: demonstration at SPS (CERN) Borut Baričevič, Matjaž Žnidarčič Introduction Libera Hadron has been demonstrated at CERN. The demonstration
More informationDT9834 Series High-Performance Multifunction USB Data Acquisition Modules
DT9834 Series High-Performance Multifunction USB Data Acquisition Modules DT9834 Series High Performance, Multifunction USB DAQ Key Features: Simultaneous subsystem operation on up to 32 analog input channels,
More informationChapter 6: Real-Time Image Formation
Chapter 6: Real-Time Image Formation digital transmit beamformer DAC high voltage amplifier keyboard system control beamformer control T/R switch array body display B, M, Doppler image processing digital
More informationImage Acquisition Technology
Image Choosing the Right Image Acquisition Technology A Machine Vision White Paper 1 Today, machine vision is used to ensure the quality of everything from tiny computer chips to massive space vehicles.
More informationTrigger synchronization and phase coherent in high speed multi-channels data acquisition system
White Paper Trigger synchronization and phase coherent in high speed multi-channels data acquisition system Synopsis Trigger synchronization and phase coherent acquisition over multiple Data Acquisition
More informationIEEE802.11a Based Wireless AV Module(WAVM) with Digital AV Interface. Outline
IEEE802.11a Based Wireless AV Module() with Digital AV Interface TOSHIBA Corp. T.Wakutsu, N.Shibuya, E.Kamagata, T.Matsumoto, Y.Nagahori, T.Sakamoto, Y.Unekawa, K.Tagami, M.Serizawa Outline Background
More informationThe FAIR plinac RF Systems
The FAIR plinac RF Systems Libera Workshop Sep. 2011 Gerald Schreiber Gerald Schreiber, GSI RF Department 2 (1) Overview GSI / FAIR (2) FAIR Proton Linear Accelerator "plinac" (3) plinac RF Systems (4)
More informationBUSES IN COMPUTER ARCHITECTURE
BUSES IN COMPUTER ARCHITECTURE The processor, main memory, and I/O devices can be interconnected by means of a common bus whose primary function is to provide a communication path for the transfer of data.
More informationCOMMISSIONING OF THE ALBA FAST ORBIT FEEDBACK SYSTEM
COMMISSIONING OF THE ALBA FAST ORBIT FEEDBACK SYSTEM A. Olmos, J. Moldes, R. Petrocelli, Z. Martí, D. Yepez, S. Blanch, X. Serra, G. Cuni, S. Rubio, ALBA-CELLS, Barcelona, Spain Abstract The ALBA Fast
More informationJ-PARC timing system
J-PARC timing system N.Kamikubota, N.Kikuzawa J-PARC / KEK and JAEA 2015.10.17 at timing workshop Facts in short 1. J-PARC is an accelerator complex located in Ibaraki, Japan 1. Rapid cycle: LI(400MeV
More informationTHE LXI IVI PROGRAMMING MODEL FOR SYNCHRONIZATION AND TRIGGERING
THE LXI IVI PROGRAMMIG MODEL FOR SCHROIZATIO AD TRIGGERIG Lynn Wheelwright 3751 Porter Creek Rd Santa Rosa, California 95404 707-579-1678 lynnw@sonic.net Abstract - The LXI Standard provides three synchronization
More informationDetailed Design Report
Detailed Design Report Chapter 4 MAX IV Injector 4.6. Acceleration MAX IV Facility CHAPTER 4.6. ACCELERATION 1(10) 4.6. Acceleration 4.6. Acceleration...2 4.6.1. RF Units... 2 4.6.2. Accelerator Units...
More informationME EN 363 ELEMENTARY INSTRUMENTATION Lab: Basic Lab Instruments and Data Acquisition
ME EN 363 ELEMENTARY INSTRUMENTATION Lab: Basic Lab Instruments and Data Acquisition INTRODUCTION Many sensors produce continuous voltage signals. In this lab, you will learn about some common methods
More informationEAN-Performance and Latency
EAN-Performance and Latency PN: EAN-Performance-and-Latency 6/4/2018 SightLine Applications, Inc. Contact: Web: sightlineapplications.com Sales: sales@sightlineapplications.com Support: support@sightlineapplications.com
More informationLLRF at SSRF. Yubin Zhao
LLRF at SSRF Yubin Zhao 2017.10.16 contents SSRF RF operation status Proton therapy LLRF Third harmonic cavity LLRF Three LINAC LLRF Hard X FEL LLRF (future project ) Trip statistics of RF system Trip
More informationAI-1616L-LPE. Features. High-precision Analog input board (Low Profile size) for PCI Express AI-1616L-LPE 1. Ver.1.02 Ver.1.01
High-precision Analog input board (Low Profile size) for PCI Express AI-1616L-LPE This product is a multi-function, PCI Express bus-compliant interface board that incorporates high-precision 16-bit analog
More informationLocal Trigger Electronics for the CMS Drift Tubes Muon Detector
Amsterdam, 1 October 2003 Local Trigger Electronics for the CMS Drift Tubes Muon Detector Presented by R.Travaglini INFN-Bologna Italy CMS Drift Tubes Muon Detector CMS Barrel: 5 wheels Wheel : Azimuthal
More informationLogic Analysis Basics
Logic Analysis Basics September 27, 2006 presented by: Alex Dickson Copyright 2003 Agilent Technologies, Inc. Introduction If you have ever asked yourself these questions: What is a logic analyzer? What
More informationLogic Analysis Basics
Logic Analysis Basics September 27, 2006 presented by: Alex Dickson Copyright 2003 Agilent Technologies, Inc. Introduction If you have ever asked yourself these questions: What is a logic analyzer? What
More informationApplication Note AN-708 Vibration Measurements with the Vibration Synchronization Module
Application Note AN-708 Vibration Measurements with the Vibration Synchronization Module Introduction The vibration module allows complete analysis of cyclical events using low-speed cameras. This is accomplished
More informationTHE DIAGNOSTICS BACK END SYSTEM BASED ON THE IN HOUSE DEVELOPED A DA AND A D O BOARDS
THE DIAGNOSTICS BACK END SYSTEM BASED ON THE IN HOUSE DEVELOPED A DA AND A D O BOARDS A. O. Borga #, R. De Monte, M. Ferianis, L. Pavlovic, M. Predonzani, ELETTRA, Trieste, Italy Abstract Several diagnostic
More informationNI-DAQmx Device Considerations
NI-DAQmx Device Considerations January 2008, 370738M-01 This help file contains information specific to analog output (AO) Series devices, C Series, B Series, E Series devices, digital I/O (DIO) devices,
More informationRF Semiconductor Test AXRF RF Port Upgrade Kits
RF Semiconductor Test AXRF RF Port Upgrade Kits 2017 Datasheet The most important thing we build is trust Overview AXRF RF Port Upgrade Kits are designed to improve and extend the capability of an existing
More informationTV Synchronism Generation with PIC Microcontroller
TV Synchronism Generation with PIC Microcontroller With the widespread conversion of the TV transmission and coding standards, from the early analog (NTSC, PAL, SECAM) systems to the modern digital formats
More informationG0 Laser Status Parity Controls Injector Diagnostics
G0 Laser Status Parity Controls Injector Diagnostics G0 Collaboration Mtg Jefferson Lab August 16, 2002 G0 Collaboration Mtg (August 16, 2002), 1 Installed new AOM homebuilt laser G0 Collaboration Mtg
More informationNew Spill Structure Analysis Tools for the VME Based Data Acquisition System ABLASS at GSI
New Spill Structure Analysis Tools for the VME Based Data Acquisition System ABLASS at GSI T. Hoffmann, P. Forck, D. A. Liakin * Gesellschaft f. Schwerionenforschung, Planckstr. 1, D-64291 Darmstadt *
More informationUpdate on DAQ for 12 GeV Hall C
Update on DAQ for 12 GeV Hall C Brad Sawatzky Hall C Winter User Group Meeting Jan 20, 2017 SHMS/HMS Trigger/Electronics H. Fenker 2 SHMS / HMS Triggers SCIN = 3/4 hodoscope planes CER = Cerenkov(s) STOF
More informationATS MS/s 8-Bit PCI Digitizer
2 channels sampled at 8-bit resolution 50 MS/s simultaneous real-time sampling rate on each input ±20mV to ±20V input range 256 Kilo samples of on-board acquisition memory per channel AlazarDSO Oscilloscope
More informationBunch-by-bunch feedback and LLRF at ELSA
Bunch-by-bunch feedback and LLRF at ELSA Dmitry Teytelman Dimtel, Inc., San Jose, CA, USA February 9, 2010 Outline 1 Feedback Feedback basics Coupled-bunch instabilities and feedback Beam and feedback
More informationDT3162. Ideal Applications Machine Vision Medical Imaging/Diagnostics Scientific Imaging
Compatible Windows Software GLOBAL LAB Image/2 DT Vision Foundry DT3162 Variable-Scan Monochrome Frame Grabber for the PCI Bus Key Features High-speed acquisition up to 40 MHz pixel acquire rate allows
More informationINTRODUCTION. SLAC-PUB-8414 March 2000
SLAC-PUB-8414 March 2 Beam Diagnostics Based on Time-Domain Bunch-by-Bunch Data * D. Teytelman, J. Fox, H. Hindi, C. Limborg, I. Linscott, S. Prabhakar, J. Sebek, A. Young Stanford Linear Accelerator Center
More informationPEP-I1 RF Feedback System Simulation
SLAC-PUB-10378 PEP-I1 RF Feedback System Simulation Richard Tighe SLAC A model containing the fundamental impedance of the PEP- = I1 cavity along with the longitudinal beam dynamics and feedback system
More informationBABAR IFR TDC Board (ITB): requirements and system description
BABAR IFR TDC Board (ITB): requirements and system description Version 1.1 November 1997 G. Crosetti, S. Minutoli, E. Robutti I.N.F.N. Genova 1. Timing measurement with the IFR Accurate track reconstruction
More informationRevision History. SDG2000X Firmware Revision History and Update Instructions
Revision History Date Version Revision 2/28/2018 2.01.01.23R8 Optimized calibration and PV process on the production line. 8/29/2017 2.01.01.23R7 1. Supported system recovery from U-disk. 2. Fixed a bug
More informationDRS Application Note. Integrated VXS SIGINT Digital Receiver/Processor. Technology White Paper. cwcembedded.com
Technology White Paper DRS Application Note tegrated VXS SIGINT Digital Receiver/Processor Figure 1: DRS Tuner and Curtiss-Wright DSP Engine troduction This application note describes a notional Signals
More informationAI-1204Z-PCI. Features. 10MSPS, 12-bit Analog Input Board for PCI AI-1204Z-PCI 1. Ver.1.04
10MSPS, 12-bit Analog Board for PCI AI-1204Z-PCI * Specifications, color and design of the products are subject to change without notice. This product is a PCI bus-compliant interface board that expands
More informationAchieving Timing Closure in ALTERA FPGAs
Achieving Timing Closure in ALTERA FPGAs Course Description This course provides all necessary theoretical and practical know-how to write system timing constraints for variety designs in ALTERA FPGAs.
More informationREADOUT ELECTRONICS FOR TPC DETECTOR IN THE MPD/NICA PROJECT
READOUT ELECTRONICS FOR TPC DETECTOR IN THE MPD/NICA PROJECT S.Movchan, A.Pilyar, S.Vereschagin a, S.Zaporozhets Veksler and Baldin Laboratory of High Energy Physics, Joint Institute for Nuclear Research,
More informationWhen to use External Trigger vs. External Clock
Page 1 of 7 Preface This note is intended to clarify some of the issues you may need to consider when an application requires some sort of synchronization with external signals. Even though the discussion
More informationECE 4220 Real Time Embedded Systems Final Project Spectrum Analyzer
ECE 4220 Real Time Embedded Systems Final Project Spectrum Analyzer by: Matt Mazzola 12222670 Abstract The design of a spectrum analyzer on an embedded device is presented. The device achieves minimum
More informationInformation here generates the timing configuration and is hence the definitive source. The situation is quite volatile, new events and telegram
LHC General Machine Timing g( (GMT) Julian Lewis AB/CO/HT Some general points on LHC timing The Basic-Period in the LHC machine is the UTC second. The millisecond modulo represents the millisecond in the
More informationTOWARDS THE COMMISSIONING OF J-PARC
10th ICALEPCS Int. Conf. on Accelerator & Large Expt. Physics Control Systems. Geneva, 10-14 Oct 2005, MO3.5-1O (2005) TOWARDS THE COMMISSIONING OF J-PARC T. Katoh 1, K. Furukawa 1, N. Kamikubota 1, H.
More informationAnalog-to-Digital Converter
5 5.1 Objectives: The TM4C is equipped with an analog-to-digital (ATD) conversion system that samples an analog (continuous) signal at regular intervals and then converts each of these analog samples into
More informationBABAR IFR TDC Board (ITB): system design
BABAR IFR TDC Board (ITB): system design Version 1.1 12 december 1997 G. Crosetti, S. Minutoli, E. Robutti I.N.F.N. Genova 1. Introduction TDC readout of the IFR will be used during BABAR data taking to
More informationAnalog Discovery Scope and Waveform Generator Edited 11/15/2016 by Eric Scotti & DGH
Analog Discovery Scope and Waveform Generator Edited 11/15/2016 by Eric Scotti & DGH Specifications The Analog Discovery contains several devices but we will likely only use the 2 channel oscilloscope
More informationProduct Information. EIB 700 Series External Interface Box
Product Information EIB 700 Series External Interface Box June 2013 EIB 700 Series The EIB 700 units are external interface boxes for precise position measurement. They are ideal for inspection stations
More informationExperiment: FPGA Design with Verilog (Part 4)
Department of Electrical & Electronic Engineering 2 nd Year Laboratory Experiment: FPGA Design with Verilog (Part 4) 1.0 Putting everything together PART 4 Real-time Audio Signal Processing In this part
More informationDT9857E. Key Features: Dynamic Signal Analyzer for Sound and Vibration Analysis Expandable to 64 Channels
DT9857E Dynamic Signal Analyzer for Sound and Vibration Analysis Expandable to 64 Channels The DT9857E is a high accuracy dynamic signal acquisition module for noise, vibration, and acoustic measurements
More informationEE178 Spring 2018 Lecture Module 5. Eric Crabill
EE178 Spring 2018 Lecture Module 5 Eric Crabill Goals Considerations for synchronizing signals Clocks Resets Considerations for asynchronous inputs Methods for crossing clock domains Clocks The academic
More informationKW11-L line time clock manual
DEC-ll HKWB-D KW11-L line time clock manual DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS 1st Edition February 1971 2nd Printing (Rev) December 1971 3rd Printing July 1972 4th Printing October 1972
More informationFIRST SIMULTANEOUS TOP-UP OPERATION OF THREE DIFFERENT RINGS IN KEK INJECTOR LINAC
FIRST SIMULTANEOUS TOP-UP OPERATION OF THREE DIFFERENT RINGS IN KEK INJECTOR LINAC M. Satoh #, for the IUC * Accelerator Laboratory, High Energy Accelerator Research Organization (KEK) 1-1 Oho, Tsukuba,
More informationDESIGN OF A MEASUREMENT PLATFORM FOR COMMUNICATIONS SYSTEMS
DESIGN OF A MEASUREMENT PLATFORM FOR COMMUNICATIONS SYSTEMS P. Th. Savvopoulos. PhD., A. Apostolopoulos, L. Dimitrov 3 Department of Electrical and Computer Engineering, University of Patras, 65 Patras,
More information1. Abstract. Mixed Signal Oscilloscope Ideal For Debugging Embedded Systems DLM2000 Series
Yokogawa Electric Corporation High Frequency Measurement Development Dept. C&M Business HQ. Motoaki Sugimoto 1. Abstract From digital home electronics to automobiles, a boom has recently occurred in various
More informationDAQ Systems in Hall A
CODA Users Workshop Data Acquisition at Jefferson Lab Newport News June 7, 2004 DAQ Systems in Hall A Overview of Hall A Standard Equipment: HRS, Beamline,... Parity Experiments Third Arms: BigBite, RCS
More informationAIDA Advanced European Infrastructures for Detectors at Accelerators. Milestone Report. Pixel gas read-out progress
AIDA-MS41 AIDA Advanced European Infrastructures for Detectors at Accelerators Milestone Report Pixel gas read-out progress Colas, P. (CEA) et al 11 December 2013 The research leading to these results
More informationUniversity of Oxford Department of Physics. Interim Report
University of Oxford Department of Physics Interim Report Project Name: Project Code: Group: Version: Atlas Binary Chip (ABC ) NP-ATL-ROD-ABCDEC1 ATLAS DRAFT Date: 04 February 1998 Distribution List: A.
More informationOscilloscopes, logic analyzers ScopeLogicDAQ
Oscilloscopes, logic analyzers ScopeLogicDAQ ScopeLogicDAQ 2.0 is a comprehensive measurement system used for data acquisition. The device includes a twochannel digital oscilloscope and a logic analyser
More informationIT T35 Digital system desigm y - ii /s - iii
UNIT - III Sequential Logic I Sequential circuits: latches flip flops analysis of clocked sequential circuits state reduction and assignments Registers and Counters: Registers shift registers ripple counters
More informationAmplification. Most common signal conditioning
1. Labview basics virtual instruments, data flow, palettes 2. Structures for, while, case,... editing techniques 3. Controls&Indicators arrays, clusters, charts, graphs 4. Additional lecture State machines,
More informationHPS Slow Controls Overview
HPS Slow Controls Overview Hovanes Egiyan 6/18/2014 Hovanes Egiyan HPS Collaboration Meeting 1 Content Introduction HPS SVT Controls ECAL Controls Hall B controls Summary 6/18/2014 Hovanes Egiyan HPS Collaboration
More informationQuick Reference Manual
Quick Reference Manual V1.0 1 Contents 1.0 PRODUCT INTRODUCTION...3 2.0 SYSTEM REQUIREMENTS...5 3.0 INSTALLING PDF-D FLEXRAY PROTOCOL ANALYSIS SOFTWARE...5 4.0 CONNECTING TO AN OSCILLOSCOPE...6 5.0 CONFIGURE
More informationHello and welcome to this presentation of the STM32L4 Analog-to-Digital Converter block. It will cover the main features of this block, which is used
Hello and welcome to this presentation of the STM32L4 Analog-to-Digital Converter block. It will cover the main features of this block, which is used to convert the external analog voltage-like sensor
More informationVIRTUAL INSTRUMENTATION
VIRTUAL INSTRUMENTATION Virtual instrument an equimplent that allows accomplishment of measurements using the computer. It looks like a real instrument, but its operation and functionality is essentially
More informationSIMATIC. ET 200S distributed I/O IM151-1 BASIC interface module (6ES7151-1CA00-0AB0) Preface. Properties 1. Parameters 2. Error and system messages 3
Preface SIMATIC ET 200S distributed I/O SIMATIC ET 200S distributed I/O IM151-1 BASIC interface module (6ES7151-1CA00-0AB0) Properties 1 Parameters 2 Error and system messages 3 Response times 4 Manual
More information4 or 8 channel 24-bit audio A/D converter with analog and AES/EBU inputs COPYRIGHT 2017 AXON DIGITAL DESIGN BV ALL RIGHTS RESERVED
ADC44 ADC48 4 or 8 channel 24-bit audio converter with analog and AES/EBU inputs A Synapse product COPYRIGHT 2017 AXON DIGITAL DESIGN BV ALL RIGHTS RESERVED NO PART OF THIS DOCUMENT MAY BE REPRODUCED IN
More informationHardware Verification after Installation. D0 Run IIB L1Cal Technical Readiness Review. Presented by Dan Edmunds August 2005
Hardware Verification after Installation D0 Run IIB L1Cal Technical Readiness Review Presented by Dan Edmunds 26-27 August 2005 The purpose of this talk is to describe to the committee how various aspects
More information