Spartan-6 based Up Converter demonstrator for Direct RF synthesis
|
|
|
- Ashlie Sherman
- 5 years ago
- Views:
Transcription
1 Spartan-6 based Up Converter demonstrator for Direct RF synthesis ADF4360 Eval board (2,1GHz Clock generator) SP605 (LX45T) or SP601 (LX16) Base band modulator + Digital Up Converter Low Density FMC Adapter AD9739 Eval board (14-bit, 2,5GHz DAC) RF output
2 Spartan-6 based Up Converter demonstrator for Direct RF synthesis Parallel port (for clock frequency adjutment) ADF4360 Eval board (2,1GHz Clock generator) SP605 (LX45T) or SP601 (LX16) Base band modulator + Digital Up Converter Low Density FMC Adapter AD9739 Eval board (14-bit, 2,5GHz DAC) RF output USB port (for Up Converter settings ) USB port (for AD9739 settings)
3 SP605 demo (Spartan 6SLX45T) Base band signal generation Fractional & Low IF PRBS PRBS Base band DVB-C modulator (J83A/C) + RRC (Fsymbol = 6,9 MHz, Roll Off 0.15) Base band DVB-C modulator (J83A/C) + RRC (Fsymbol = 6,9 MHz, Roll Off 0.15) DAC_DCO (Ref clock) Channel 0 Channel 1 Fractional to MHz Fractional to MHz Low IF modulator (-4 MHz) Low IF modulator (-4 MHz) PLL + BUFGs MHz to MHz RF Processing SCLK = 1050 MHz RF modulation & OSERDES DOA(13:0) DOB(13:0) DAC data clock UART for frequency adjustment
4 SP605 demo (Spartan 6SLX45T) - 20 MHz bandwidth Up Converter for RF modulation anywhere between 50MHz and 950 MHz - Base band sampled MHz - 18MHz available bandwidth (in this example) db In band ripple, 65 Db+ out of band attenuation - Spartan-6 required resources Slices - 16 DSP48-8 BRAM (18K-bit) - 1 PLL - 29 OSERDES & 29 differential (LVDS) pairs MHz
5 SP605 demo (Spartan 6SLX45T) - Intermediate FRACTIONAL I/Q interpolator from Fsym to - Requires 4 DSP slices - Low I/Q Intermediate Frequency modulation - Channel 0 MHz (8MHz wide) - Channel 1 MHz (also 8MHz wide) - Requires 2 DSP48 + 2BRAM (18K-bit) slices - Combining the 2 I/Q IF modulated signals into a single 16MHz wide base band channel - Requires 2 adders (8 slices)
6 SP601 demo (Spartan 6SLX16) Includes exactly the same Up Converter than the SP605 demonstration DOA(13:0) PRBS Base band DVB-C modulator (J83A/C) + RRC (Fsymbol = 6,9 MHz, Roll Off 0.15) Fractional to MHz to MHz RF modulation & OSERDES DOB(13:0) DAC data clock DAC_DCO (Ref clock) PLL + BUFGs MHz SCLK = 1050 MHz UART for frequency adjustment
7 SP601 demo (Spartan 6SLX16) - MAP report sample for the global design Slice Logic Distribution: Number of occupied Slices: 2,115 out of 2,278 92% Number of LUT Flip Flop pairs used: 7,455 Number with an unused Flip Flop: 1,186 out of 7,455 15% Number with an unused LUT: 883 out of 7,455 11% Number of fully used LUT-FF pairs: 5,386 out of 7,455 72% Number of unique control sets: 154 Number of slice register sites lost to control set restrictions: 517 out of 18,224 2% IO Utilization: Number of bonded IOBs: 63 out of % Number of OLOGIC2/OSERDES2s: 29 out of % Specific Feature Utilization: Number of RAMB16BWERs: 10 out of 32 31% Number of DSP48A1s: 30 out of 32 93% Number of BUFG/BUFGMUXs: 3 out of 16 18% Number of BUFPLLs: 2 out of 8 25% Number of PLL_ADVs: 1 out of 2 50%
8 SP601and SP605 demo (Spartan 6SLX16 or 6SLX45T) - MAP report sample for Up Converter only Slice Logic Distribution: Number of occupied Slices: 1,047 out of 2,278 45% Number of LUT Flip Flop pairs used: 4,023 Number with an unused Flip Flop: 365 out of 4,023 9% Number with an unused LUT: 764 out of 4,023 18% Number of fully used LUT-FF pairs: 2,894 out of 4,023 71% Number of unique control sets: 5 Number of slice register sites lost to control set restrictions: 4 out of 18,224 1% IO Utilization: Number of bonded IOBs: 60 out of % Number of OLOGIC2/OSERDES2s: 29 out of % Specific Feature Utilization: Number of RAMB16BWERs: 8 out of 32 25% Number of DSP48A1s: 16 out of 32 50% Number of BUFG/BUFGMUXs: 2 out of 16 12% Number of BUFPLLs: 2 out of 8 25% Number of DSP48A1s: 16 out of 32 50%
9 Spartan-6 required ressources for higher bandwidth Up Converter - Example for 96 MHz bandwidth (Up to 16 x J83B channels, or 12 x 8MHz wide DVB-C channels, or any 96MHz wide baseband signal) Number of required Slices: 1,650 out of 2,278 45% Number of OLOGIC2/OSERDES2s: 29 out of % Number of RAMB16BWERs: 8 out of 32 25% Number of DSP48A1s: 16 out of 32 50% Number of BUFG/BUFGMUXs: 2 out of 16 12% Number of BUFPLLs: 2 out of 8 25% Number of DSP48A1s: 16 out of 32 50%
Efficient implementation of a spectrum scanner on a software-defined radio platform
Efficient implementation of a spectrum scanner on a software-defined radio platform François Quitin, Riccardo Pace Université libre de Bruxelles (ULB), Belgium 1 Context and objectives Regulators need
FPGA Design. Part I - Hardware Components. Thomas Lenzi
FPGA Design Part I - Hardware Components Thomas Lenzi Approach We believe that having knowledge of the hardware components that compose an FPGA allow for better firmware design. Being able to visualise
Digital Front End (DFE) Training. DFE Overview
Digital Front End (DFE) Training DFE Overview 1 Agenda High speed Data Converter Systems Overview DFE High level Overview DFE Functional Block Diagrams DFE Features DFE System Use Cases DFE Configuration
LogiCORE IP Spartan-6 FPGA Triple-Rate SDI v1.0
LogiCORE IP Spartan-6 FPGA Triple-Rate SDI v1.0 DS849 June 22, 2011 Introduction The LogiCORE IP Spartan -6 FPGA Triple-Rate SDI interface solution provides receiver and transmitter interfaces for the
Nutaq. PicoDigitizer-125. Up to 64 Channels, 125 MSPS ADCs, FPGA-based DAQ Solution With Up to 32 Channels, 1000 MSPS DACs PRODUCT SHEET. nutaq.
Nutaq Up to 64 Channels, 125 MSPS ADCs, FPGA-based DAQ Solution With Up to 32 Channels, 1000 MSPS DACs PRODUCT SHEET QUEBEC I MONTREAL I N E W YO R K I nutaq.com Nutaq The PicoDigitizer 125-Series is a
Camera Controller Project Report - EDA385. Einar Vading, ael09eva Alexander Nässlander, ada09ana Carl Cristian Arlock, ada07car November 1, 2013
Camera Controller Project Report - EDA385 Einar Vading, ael09eva Alexander Nässlander, ada09ana Carl Cristian Arlock, ada07car November 1, 2013 Abstract This report is on an implementation of camera control
Design & Simulation of 128x Interpolator Filter
Design & Simulation of 128x Interpolator Filter Rahul Sinha 1, Sonika 2 1 Dept. of Electronics & Telecommunication, CSIT, DURG, CG, INDIA rsinha.vlsieng@gmail.com 2 Dept. of Information Technology, CSIT,
FPGA Design with VHDL
FPGA Design with VHDL Justus-Liebig-Universität Gießen, II. Physikalisches Institut Ming Liu Dr. Sören Lange Prof. Dr. Wolfgang Kühn ming.liu@physik.uni-giessen.de Lecture Digital design basics Basic logic
DDC and DUC Filters in SDR platforms
Conference on Advances in Communication and Control Systems 2013 (CAC2S 2013) DDC and DUC Filters in SDR platforms RAVI KISHORE KODALI Department of E and C E, National Institute of Technology, Warangal,
DVB-S Modulator IP Core Specifcatoon
DVB-S Modulator IP Core Specifcatoon DVB-S Modulator IP Core Release Ionformatoon Features Deliverables IP Core Structure Port Map DVB-S Modulator IP Core Release Ionformatoon Name Version 3.0 DVB-S Modulator
CAD for VLSI Design - I Lecture 38. V. Kamakoti and Shankar Balachandran
1 CAD for VLSI Design - I Lecture 38 V. Kamakoti and Shankar Balachandran 2 Overview Commercial FPGAs Architecture LookUp Table based Architectures Routing Architectures FPGA CAD flow revisited 3 Xilinx
EECS150 - Digital Design Lecture 18 - Circuit Timing (2) In General...
EECS150 - Digital Design Lecture 18 - Circuit Timing (2) March 17, 2010 John Wawrzynek Spring 2010 EECS150 - Lec18-timing(2) Page 1 In General... For correct operation: T τ clk Q + τ CL + τ setup for all
Research Results in Mixed Signal IC Design
Research Results in Mixed Signal IC Design Jiren Yuan, Professor Department of Electroscience Lund University, Lund, Sweden J. Yuan, Dept. of Electroscience, Lund University 1 Work packages in project
Prototyping Solutions For New Wireless Standards
Prototyping Solutions For New Wireless Standards Christoph Juchems IAF Institute For Applied Radio System Technology Berliner Str. 52 J D-38104 Braunschweig Germany www.iaf-bs.de Introduction IAF Institute
Authentic Time Hardware Co-simulation of Edge Discovery for Video Processing System
Authentic Time Hardware Co-simulation of Edge Discovery for Video Processing System R. NARESH M. Tech Scholar, Dept. of ECE R. SHIVAJI Assistant Professor, Dept. of ECE PRAKASH J. PATIL Head of Dept.ECE,
GALILEO Timing Receiver
GALILEO Timing Receiver The Space Technology GALILEO Timing Receiver is a triple carrier single channel high tracking performances Navigation receiver, specialized for Time and Frequency transfer application.
Calibrate, Characterize and Emulate Systems Using RFXpress in AWG Series
Calibrate, Characterize and Emulate Systems Using RFXpress in AWG Series Introduction System designers and device manufacturers so long have been using one set of instruments for creating digitally modulated
Arria-V FPGA interface to DAC/ADC Demo
Arria-V FPGA interface to DAC/ADC Demo 1. Scope Demonstrate Arria-V FPGA on dev.kit communicates to TI High-Speed DAC and ADC Demonstrate signal path from DAC to ADC is operating as part of the signal
IP-DDC4i. Four Independent Channels Digital Down Conversion Core for FPGA FEATURES. Description APPLICATIONS HARDWARE SUPPORT DELIVERABLES
Four Independent Channels Digital Down Conversion Core for FPGA v1.2 FEATURES Four independent channels, 24 bit DDC Four 16 bit inputs @ Max 250 MSPS Tuning resolution up to 0.0582 Hz SFDR >115 db for
EEM Digital Systems II
ANADOLU UNIVERSITY DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EEM 334 - Digital Systems II LAB 3 FPGA HARDWARE IMPLEMENTATION Purpose In the first experiment, four bit adder design was prepared
AT2700USB. Digital Video Interfacing Products. DVB-C QAM-A/B/C IF and RF ( VHF & UHF ) Output DVB-ASI & DVB-SPI Inputs
Digital Video Interfacing Products AT2700USB DVB-C QAM-A/B/C IF and RF ( VHF & UHF ) Output DVB-ASI & DVB-SPI Inputs Standard Features DVB-C Modulator with VHF & UHF up converter. - High Speed USB 2.0.
Implementation of UART with BIST Technique
Implementation of UART with BIST Technique Mr.S.N.Shettennavar 1, Mr.B.N.Sachidanand 2, Mr.D.K.Gupta 3, Mr.V.M.Metigoudar 4 1, 2, 3,4Assistant Professor, Dept. of Electronics Engineering, DKTE s Textile
VARIABLE FREQUENCY CLOCKING HARDWARE
VARIABLE FREQUENCY CLOCKING HARDWARE Variable-Frequency Clocking Hardware Many complex digital systems have components clocked at different frequencies Reason 1: to reduce power dissipation The active
Midterm Exam 15 points total. March 28, 2011
Midterm Exam 15 points total March 28, 2011 Part I Analytical Problems 1. (1.5 points) A. Convert to decimal, compare, and arrange in ascending order the following numbers encoded using various binary
EECS150 - Digital Design Lecture 3 Synchronous Digital Systems Review. Announcements
EECS150 - Digital Design Lecture 3 Synchronous Digital Systems Review September 1, 2011 Elad Alon Electrical Engineering and Computer Sciences University of California, Berkeley http://www-inst.eecs.berkeley.edu/~cs150
L12: Reconfigurable Logic Architectures
L12: Reconfigurable Logic Architectures Acknowledgements: Materials in this lecture are courtesy of the following sources and are used with permission. Frank Honore Prof. Randy Katz (Unified Microelectronics
Reconfigurable Architectures. Greg Stitt ECE Department University of Florida
Reconfigurable Architectures Greg Stitt ECE Department University of Florida How can hardware be reconfigurable? Problem: Can t change fabricated chip ASICs are fixed Solution: Create components that can
Dac3 White Paper. These Dac3 goals where to be achieved through the application and use of optimum solutions for:
Dac3 White Paper Design Goal The design goal for the Dac3 was to set a new standard for digital audio playback components through the application of technical advances in Digital to Analog Conversion devices
Single Channel LVDS Tx
April 2013 Introduction Reference esign R1162 Low Voltage ifferential Signaling (LVS) is an electrical signaling system that can run at very high speeds over inexpensive twisted-pair copper cables. It
Universal Asynchronous Receiver- Transmitter (UART)
Universal Asynchronous Receiver- Transmitter (UART) (UART) Block Diagram Four-Bit Bidirectional Shift Register Shift Register Counters Shift registers can form useful counters by recirculating a pattern
LogiCORE IP XPS Timebase Watchdog Timer (v1.02a)
LogiCORE IP XPS Timebase Watchdog Timer (v1.02a) DS582 July 23, 2010 Introduction The XPS Timebase Watchdog Timer Interface is a 32-bit peripheral that provides a 32-bit free-running timebase and watchdog
ALL-STANDARD-ALL-BAND POLAR MODULATOR FOR DIGITAL TELEVISION BROADCASTING
ALL-STANDARD-ALL-BAND POLAR MODULATOR FOR DIGITAL TELEVISION BROADCASTING Martínez Alonso Abdel and Okada Laboratories Tokyo Institute of Technology Outline 1 Motivation TxMER degradation Direct Polar
Guidance For Scrambling Data Signals For EMC Compliance
Guidance For Scrambling Data Signals For EMC Compliance David Norte, PhD. Abstract s can be used to help mitigate the radiated emissions from inherently periodic data signals. A previous paper [1] described
Receivers for Dish and WBSPF. Stéphane GAUFFRE WBSPF SKA AIP Meeting Dwingeloo, Friday 9 June 2017
Receivers for Dish and WBSPF Stéphane GAUFFRE WBSPF SKA AIP Meeting Dwingeloo, Friday 9 June 2017 Outline - Receiver overview - Part on Indexer - RF Chains - Digitizer Board - Transmission - Clock Conditionner
Benchtop Portability with ATE Performance
Benchtop Portability with ATE Performance Features: Configurable for simultaneous test of multiple connectivity standard Air cooled, 100 W power consumption 4 RF source and receive ports supporting up
LSN 12 Shift Registers
LSN 12 Shift Registers Department of Engineering Technology LSN 12 Shift Registers Digital circuits with data storage and data movement functions Storage capacity is the total number of bits of digital
SHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax
SHF Communication Technologies AG Wilhelm-von-Siemens-Str. 23D 12277 Berlin Germany Phone +49 30 772051-0 Fax +49 30 7531078 E-Mail: sales@shf.de Web: http://www.shf.de Datasheet SHF 11220 A 60 GBaud PAM4
AT2780USB. Digital Video Interfacing Products. DVB-T/H/C & ATSC Modulator IF and RF ( VHF & UHF ) Output DVB-ASI & DVB-SPI Inputs
Digital Video Interfacing Products AT2780USB DVB-T/H/C & ATSC Modulator IF and RF ( VHF & UHF ) Output DVB-ASI & DVB-SPI Inputs Standard Features DVB-T/H/C Modulator with VHF & UHF Up converter. - High
SERDES Eye/Backplane Demo for the LatticeECP3 Serial Protocol Board User s Guide
for the LatticeECP3 Serial Protocol Board User s Guide March 2011 UG24_01.4 Introduction This document provides technical information and instructions on using the LatticeECP3 SERDES Eye/Backplane Demo
Datasheet SHF A
SHF Communication Technologies AG Wilhelm-von-Siemens-Str. 23D 12277 Berlin Germany Phone +49 30 772051-0 Fax ++49 30 7531078 E-Mail: sales@shf.de Web: http://www.shf.de Datasheet SHF 19120 A 2.85 GSa/s
OF AN ADVANCED LUT METHODOLOGY BASED FIR FILTER DESIGN PROCESS
IMPLEMENTATION OF AN ADVANCED LUT METHODOLOGY BASED FIR FILTER DESIGN PROCESS 1 G. Sowmya Bala 2 A. Rama Krishna 1 PG student, Dept. of ECM. K.L.University, Vaddeswaram, A.P, India, 2 Assistant Professor,
AR SWORD Digital Receiver EXciter (DREX)
Typical Applications Applied Radar, Inc. Radar Pulse-Doppler processing General purpose waveform generation and collection Multi-channel digital beamforming Military applications SIGINT/ELINT MIMO and
LogiCORE IP Video Timing Controller v3.0
LogiCORE IP Video Timing Controller v3.0 Product Guide Table of Contents Chapter 1: Overview Standards Compliance....................................................... 6 Feature Summary............................................................
Lecture 6: Simple and Complex Programmable Logic Devices. EE 3610 Digital Systems
EE 3610: Digital Systems 1 Lecture 6: Simple and Complex Programmable Logic Devices MEMORY 2 Volatile: need electrical power Nonvolatile: magnetic disk, retains its stored information after the removal
Why FPGAs? FPGA Overview. Why FPGAs?
Transistor-level Logic Circuits Positive Level-sensitive EECS150 - Digital Design Lecture 3 - Field Programmable Gate Arrays (FPGAs) January 28, 2003 John Wawrzynek Transistor Level clk clk clk Positive
Tutorial 11 ChipscopePro, ISE 10.1 and Xilinx Simulator on the Digilent Spartan-3E board
Tutorial 11 ChipscopePro, ISE 10.1 and Xilinx Simulator on the Digilent Spartan-3E board Introduction This lab will be an introduction on how to use ChipScope for the verification of the designs done on
Design and Implementation of High Speed 256-Bit Modified Square Root Carry Select Adder
Design and Implementation of High Speed 256-Bit Modified Square Root Carry Select Adder Muralidharan.R [1], Jodhi Mohana Monica [2], Meenakshi.R [3], Lokeshwaran.R [4] B.Tech Student, Department of Electronics
Dual Channel 3.0 GSPS Analog to Digital Input Module. RF Transformer. 2dB Fixed Attn. RF Transformer. 2dB Fixed Attn
Dual Channel 3.0 GSPS Analog to Digital Input Module Features 14-bit resolution Dual Channel 3.0 Giga samples/sec AC Coupled Input Analog Input nominal 0 dbm SFDR at max sample rate is > 70 db (See Figure
2019 Product Guide. For more information, contact: Midwest Microwave Solutions, Inc Progress Drive Hiawatha, IA 52233
2019 Product Guide 2019 Product Guide Midwest Microwave Solutions Inc. designs and manufactures innovative and complex RF tuner, digitizer, converter, and transmitter products for SIGINT, COMINT, ELINT,
Flip-flops, like logic gates are defined by their truth table. Flip-flops are controlled by an external clock pulse. C
P517/617 Lec10, P1 eview from last week: Flip-Flops: asic counting unit in computer counters shift registers memory Example: S flip-flop or eset-set flip-flop Flip-flops, like logic gates are defined by
Lecture 12. Amirali Baniasadi
CENG 24 Digital Design Lecture 2 Amirali Baniasadi amirali@ece.uvic.ca This Lecture Chapter 6: Registers and Counters 2 Registers Sequential circuits are classified based in their function, e.g., registers.
OPTIMIZED DIGITAL FILTER ARCHITECTURES FOR MULTI-STANDARD RF TRANSCEIVERS
OPTIMIZED DIGITAL FILTER ARCHITECTURES FOR MULTI-STANDARD RF TRANSCEIVERS 1 R.LATHA, 2 Dr.P.T.VANATHI 1 Department of Electronics &Communication Engineering, Christ University-Faculty of Engineering, Bangalore-560
CHAPTER 4 RESULTS & DISCUSSION
CHAPTER 4 RESULTS & DISCUSSION 3.2 Introduction This project aims to prove that Modified Baugh-Wooley Two s Complement Signed Multiplier is one of the high speed multipliers. The schematic of the multiplier
FPGA Based Implementation of Convolutional Encoder- Viterbi Decoder Using Multiple Booting Technique
FPGA Based Implementation of Convolutional Encoder- Viterbi Decoder Using Multiple Booting Technique Dr. Dhafir A. Alneema (1) Yahya Taher Qassim (2) Lecturer Assistant Lecturer Computer Engineering Dept.
L11/12: Reconfigurable Logic Architectures
L11/12: Reconfigurable Logic Architectures Acknowledgements: Materials in this lecture are courtesy of the following people and used with permission. - Randy H. Katz (University of California, Berkeley,
A Programmable, Flexible Headend for Interactive CATV Networks
A Programmable, Flexible Headend for Interactive CATV Networks Andreas Braun, Joachim Speidel, Heinz Krimmel Institute of Telecommunications, University of Stuttgart, Pfaffenwaldring 47, 70569 Stuttgart,
Digital Amateur TeleVision (D-ATV)
Digital Amateur TeleVision (D-ATV) Thomas Sailer, HB9JNX/AE4WA, Wolf-Henning Rech, DF9IC/N9EOW, Stefan Reimann, DG8FAC, Jens Geisler, DL8SDL August 7, 2001 Abstract In this article, we present a Digital
SingMai Electronics SM06. Advanced Composite Video Interface: HD-SDI to acvi converter module. User Manual. Revision 0.
SM06 Advanced Composite Video Interface: HD-SDI to acvi converter module User Manual Revision 0.4 1 st May 2017 Page 1 of 26 Revision History Date Revisions Version 17-07-2016 First Draft. 0.1 28-08-2016
Sub-LVDS-to-Parallel Sensor Bridge
January 2015 Introduction Reference Design RD1122 Sony introduced the IMX036 and IMX136 sensors to support resolutions up to 1080P60 and 1080p120 respectively. A traditional CMOS parallel interface could
Inside Digital Design Accompany Lab Manual
1 Inside Digital Design, Accompany Lab Manual Inside Digital Design Accompany Lab Manual Simulation Prototyping Synthesis and Post Synthesis Name- Roll Number- Total/Obtained Marks- Instructor Signature-
HMC7056. Block Upconverters / HPA's. Typical Applications. General Description. Features. Functional Block Diagram
Typical Applications Features Compact Design Dual L Band Inputs Dual up conversion to ensure no phase inversion WR28 Output with Isolator PA Enable Digital Gain control Thermal Monitoring and Gain Compensation
OBSOLETE HMC7056. Block Upconverters / HPA's. Typical Applications. General Description. Features. Functional Block Diagram
Typical Applications Features Compact Design Dual L Band Inputs Dual up conversion to ensure no phase inversion WR28 Output with Isolator PA Enable Digital Gain control Thermal Monitoring and Gain Compensation
RF SIGNAL GENERATOR. RF Signal Generator for Digital Broadcasts LG 3810 RF SIGNAL GENERATOR SIGNAL GENERATOR GENERAL FEATURES
RF SIGNAL for Digital Broadcasts LG 3810 RF SIGNAL GENERAL The LG 3810 is an RF signal generator with optional encoders that can be installed to add support for the standards of a variety of digital broadcast
Registers and Counters
Registers and Counters Clocked sequential circuit = F/Fs and combinational gates Register Group of flip-flops (share a common clock and capable of storing one bit of information) Consist of a group of
2011 ARRL TAPR Digital Comm Conference
2011 ARRL TAPR Digital Comm Conference by Charles Brain G4GUO@ARRL.net Ken Konechy W6HHC@ARRL.net G4GUO W6HHC Status of Digital-ATV Today Video Quality of DATV far exceeds analog-atv Very few hams transmitting
Features. = +25 C, IF= 100 MHz, LO = +17 dbm*
v2.31 HMC-C44 1-23 GHz Typical Applications The HMC-C44 is ideal for: Point-to-Point Radios Point-to-Multi-Point Radios & VSAT Test Equipment & Sensors Military End-Use Functional Diagram Features Wide
Product Brochure. MP5000 Wireless Test Station
Product Brochure Features 1. Software Defined Radio(SDR) architecture with VSG/VSA in one box 2. Support 802.11ac, 802.11a/b/g/n standards 3. Support Bluetooth V1.x/V2.x/V3.x EDR/V4.x BLE 4. Signal measurement
Model RTSA7550 Specification v1.1
Model RTSA7550 Specification v1.1 Real-Time Spectrum Analyzers - 9 khz to 8/18/27 GHz Featuring Real-Time Bandwidth (RTBW) up to 160 MHz Spurious Free Dynamic Range (SFDR) up to 100 dbc Small form-factor,
Instrumentation Grade RF & Microwave Subsystems
Instrumentation Grade RF & Microwave Subsystems PRECISION FREQUENCY TRANSLATION SignalCore s frequency translation products are designed to meet today s demanding wireless applications. Offered in small
TDH 700 Main and sub unit for digital headend
TDH 700 Main and sub unit for digital headend Technical data Part No. TDH 700 Main unit 490790 TDH 701 Sub unit 490791 TDH 791 Stand-alone cabinet 301791 TDH 700 Stand-alone controller 301700 Number of
CONVOLUTIONAL CODING
CONVOLUTIONAL CODING PREPARATION... 78 convolutional encoding... 78 encoding schemes... 80 convolutional decoding... 80 TIMS320 DSP-DB...80 TIMS320 AIB...80 the complete system... 81 EXPERIMENT - PART
LogiCORE IP CIC Compiler v2.0
DS613 March 1, 2011 Introduction The Xilinx LogiCORE IP CIC Compiler core provides the ability to design and implement Cascaded Integrator-Comb (CIC) filters. Features Drop-in module for Virtex -7 and
R&S FPC-Z10 Teaching Kit Getting Started
R&S FPC-Z10 Teaching Kit Getting Started 1178843602 Getting Started Version 03 This manual describes the following products: R&S FPC-Z10 Teaching Kit (1328.7338.02) 2018 Rohde & Schwarz GmbH & Co. KG Mühldorfstr.
DTU-315 All-Standard All-Band Modulator for USB-3
DTU-315 All-Standard All-Band Modulator for USB-3 DATASHEET March 2017 Table of Contents 1. Introduction... 3 General Description... 3 Block Diagram... 3 Application Support... 4 SDK Support... 5 Modulation
DIGIMIMIC Digital/Analog Parts Portfolio
One Company, more solutions DIGIMIMIC Digital/Analog Parts Portfolio Introduction (1) Goal of this presentation is to quickly introduce the customer to DIGIMIMIC company and its digital and analog product
Faculty of Electrical & Electronics Engineering BEE3233 Electronics System Design. Laboratory 3: Finite State Machine (FSM)
Faculty of Electrical & Electronics Engineering BEE3233 Electronics System Design Laboratory 3: Finite State Machine (FSM) Mapping CO, PO, Domain, KI : CO2,PO3,P5,CTPS5 CO2: Construct logic circuit using
ELE2120 Digital Circuits and Systems. Tutorial Note 8
ELE2120 Digital Circuits and Systems Tutorial Note 8 Outline 1. Register 2. Counters 3. Synchronous Counter 4. Asynchronous Counter 5. Sequential Circuit Design Overview 1. Register Applications: temporally
The GANDALF 128-Channel Time-to-Digital Converter
Available online at www.sciencedirect.com Physics Procedia 37 (212 ) 1827 1834 TIPP 211 - Technology and Instrumentation for Particle Physics 211 The GANDALF 128-Channel Time-to-Digital Converter M. Büchele,
SIDC-5004 VHF/UHF WIDEBAND TUNER/CONVERTER. FREQUENCY RANGE: 20 to 3000 MHz
SIDC-5004 VHF/UHF WIDEBAND TUNER/CONVERTER FREQUENCY RANGE: 20 to 3000 MHz High Dynamic Range Enables the End User to Reject Blocking Signals Often Undetected by Less Sensitive Tuners High Dynamic Range
Quartzlock Model A7-MX Close-in Phase Noise Measurement & Ultra Low Noise Allan Variance, Phase/Frequency Comparison
Quartzlock Model A7-MX Close-in Phase Noise Measurement & Ultra Low Noise Allan Variance, Phase/Frequency Comparison Measurement of RF & Microwave Sources Cosmo Little and Clive Green Quartzlock (UK) Ltd,
Clock & Timing IC Solutions
Clock & Timing IC Solutions www.hittite.com REF PLL CLK1 MANAGEMENT CLK2 CLKN Hittite has developed an industry-leading line of high performance clock distribution and clock generation products that enable
Trigger synchronization and phase coherent in high speed multi-channels data acquisition system
White Paper Trigger synchronization and phase coherent in high speed multi-channels data acquisition system Synopsis Trigger synchronization and phase coherent acquisition over multiple Data Acquisition
High-Performance DDR2 SDRAM Interface Data Capture Using ISERDES and OSERDES Author: Maria George
Application Note: Virtex-4 FPGAs XAPP721 (v2.2) July 29, 2009 High-Performance DD2 SDAM Interface Data Capture Using ISEDES and OSEDES Author: Maria George Summary This application note describes a data
White Paper Lower Costs in Broadcasting Applications With Integration Using FPGAs
Introduction White Paper Lower Costs in Broadcasting Applications With Integration Using FPGAs In broadcasting production and delivery systems, digital video data is transported using one of two serial
USB-SA124B Spectrum Analyzer User Manual
USB-SA124B Spectrum Analyzer User Manual Signal Hound USB-SA124B User Manual 2017, Signal Hound 35707 NE 86 th Ave La Center, WA 98629 USA Phone (360) 263-5006 Fax (360) 263-5007 This information is being
A Reconfigurable, Radiation Tolerant Flexible Communication Platform (FCP) S-Band Radio for Variable Orbit Space Use
A Reconfigurable, Radiation Tolerant Flexible Communication Platform (FCP) S-Band Radio for Variable Orbit Space Use Michael Epperly Christopher Sauer, John Dickinson Southwest Research Institute 6220
Design and implementation (in VHDL) of a VGA Display and Light Sensor to run on the Nexys4DDR board Report and Signoff due Week 6 (October 4)
ECE 574: Modeling and synthesis of digital systems using Verilog and VHDL Fall Semester 2017 Design and implementation (in VHDL) of a VGA Display and Light Sensor to run on the Nexys4DDR board Report and
SIDC-5009 Series VHF/UHF WIDEBAND TUNER/CONVERTER. FREQUENCY RANGE: 20 to 3000 MHz
SIDC-5009 Series VHF/UHF WIDEBAND TUNER/CONVERTER FREQUENCY RANGE: 20 to 3000 MHz High Dynamic Range Enables the End User to Reject Blocking Signals Often Undetected by Less Sensitive Tuners High Dynamic
IP core solutions for Digital Video Broadcasting
IP core solutions for Digital Video Broadcasting Digital Video Broadcast Modulators October 2018 Modulator Standard DVB-T ETSI EN 300 744 V1.5.1 Terrestrial TV transmitter (MFN, SFN) DVB-T2 EN 302 755
Interpolated DDS Technique in SDG2000X October 24, 2017 Preface
Interpolated DDS Technique in SDG2000X October 24, 2017 Preface As can be seen in the data sheet for Siglent s SDG2000X arbitrary waveform generator series, the sampling rate specification (1.2 GSa/s)
SIR MICROWAVE WIDEBAND DSP RECEIVERS UP TO 26.5 GHz. WIDE FREQUENCY RANGE: GHz
SIR-4002 MICROWAVE WIDEBAND DSP RECEIVERS UP TO 26.5 GHz WIDE FREQUENCY RANGE: 0.5 26.5 GHz FEATURES Advanced Front Panel Alphanumeric Display High Dynamic Range: In band Input IP3 > 0 dbm, NF< 15 db DSP
Converting MediaFLO Waveform Files to R&S SFU / SFE / SFE100 ARB Format Using IQWIZARD/WinIQSIM TM for R&S SFx-K35 ARB
Products: R&S SFU Broadcast Test System, R&S SFE Broadcast Tester, R&S SFE100 Test Transmitter Converting MediaFLO Waveform Files to R&S SFU / SFE / SFE100 ARB Format Using IQWIZARD/WinIQSIM TM for R&S
Agilent CSA Spectrum Analyzer N1996A
Agilent CSA Spectrum Analyzer N1996A Demonstration Guide Introduction This step-by-step demo guide will help you explore the unprecedented value of the Agilent CSA spectrum analyzer for meeting your design,
High-Speed ADC Building Blocks in 90 nm CMOS
High-Speed ADC Building Blocks in 90 nm CMOS Markus Grözing, Manfred Berroth, INT Erwin Gerhardt, Bernd Franz, Wolfgang Templ, ALCATEL Institute of Electrical and Optical Communications Engineering Institute
INTEGRATED ASSEMBLIES MICROWAVE SOLUTIONS FROM TELEDYNE COUGAR
INTEGRATED ASSEMBLIES MICROWAVE SOLUTIONS FROM TELEDYNE COUGAR INTEGRATED ASSEMBLIES MICROWAVE SOLUTIONS FROM TELEDYNE COUGAR Teledyne Cougar offers full first-level integration capabilities, providing
Commsonic. Multi-channel ATSC 8-VSB Modulator CMS0038. Contact information. Compliant with ATSC A/53 8-VSB
Multi-channel ATSC 8-VSB Modulator CMS0038 Compliant with ATSC A/53 8-VSB Scalable architecture supports 1 to 4 channels per core, and multiple instances per FPGA. Variable sample-rate interpolation provides
R&S AMU-Z7 Analog I/Q Combiner Technical Information
R&S AMU-Z7 Analog I/Q Combiner Technical Information 1415.7335.92 01 Test & Measurement Technical Information 2009 Rohde & Schwarz GmbH & Co. KG 81671 Munich, Germany Printed in Germany Subject to change
Build Applications Tailored for Remote Signal Monitoring with the Signal Hound BB60C
Application Note Build Applications Tailored for Remote Signal Monitoring with the Signal Hound BB60C By Justin Crooks and Bruce Devine, Signal Hound July 21, 2015 Introduction The Signal Hound BB60C Spectrum
Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels
Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels Why Test the Receiver? Serial Data communications standards have always specified both the transmitter and
Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels
Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels Why Test the Receiver? Serial Data communications standards have always specified both the transmitter and