10GBASE-R Test Patterns

Size: px
Start display at page:

Download "10GBASE-R Test Patterns"

Transcription

1 John Ewen

2 Test Pattern Want to evaluate pathological events that occur on average once per day At 1Gb/s once per day is equivalent to a probability of ~ 1/2 5 Equivalent to 7.9σ for a Gaussian distribution PRBS repeats ~ 2ms Sufficient to meet worst case criteria of once per day? PRBS repeats in ~ 1 year Too long for practical testing

3 Test Pattern Function PCS Coder Insert patterns at scrambler Decoder Scrambler Block Gen. Insert patterns at gearbox Descrambler Sync Detect 66:16 Gearbox 16:66 Gearbox PMA PMD Test here (or wrap only)? BER Rx BER Tx

4 Proposed Test Sequence Use existing 1 + x 39 + x 58 scrambler Seed register with defined value Run for N bits (propose N= 2 16 ) Allow non-zero scrambler data inputs for additional flexibility Reset scrambler & repeat Can use scrambler data input to reset its state (pseudo-seed) Seed can be set via management registers Seed chosen to stress: Maximum run-length Minimum transition density Maximum baseline wander N arbitrary, but Choose power of 2 for easy implementation Choose N < memory depth of typical BERT Periodically resetting the scrambler implies the pattern is no longer random

5 Test Pattern Structure Select a subset of the PRBS using appropriate seed Map the test pattern into the payload of the 66-bit blocks Repeat the test pattern 3x1 17 bits 1 + x 39 + X 58 PRBS N-bit Test Pattern («1 17 ) 1 64b data 1 64b data 1 64b data 66b blocks

6 Test Pattern Generation Seed the scrambler Apply, short, repetitive data pattern (e.g. all zero s) Apply pseudo-seed after N bits to transition to pattern beginning Repeat + Input + S S1 S2 S38 S39 S56 S57 Input Seed Output Seed Time Output «N bits Data Data p-seed Data Data p-seed Data Data Test Pattern Test pattern Test pattern N-bit test pattern

7 Example Choose 1 + x 6 + x 7 PRBS, N= 16-bits Pattern = (longest run-length) Initial Seed = To force scrambler to repeat the 16-bit pattern: Data = bits reset the scrambler All zeros otherwise Seed= 111, Pseudo-seed= 1111 For M th -order scrambler, need M-bits to reset the scrambler

8 Error Detection Only using a subset of the full sequence Self-synchronous descrambler will generate errors at pattern boundary Errors are deterministic due to pattern mismatch The error pattern at the descrambler equals the data pattern used to reset the scrambler to generate the test pattern Can be taken into account to compute real error rate Increases somewhat the complexity at the error detector

9 Pattern Characteristics Compare proposed pattern with a PRBS PRBS choice is arbitrary Want random pattern of ~2 16 length for comparison 1+ x + x 3 + x 12 + x 16 is convenient choice Evaluate Running disparity Transition density Autocorrelation Power spectral density Baseline wander

10 Running Disparity Running Disparity PRBS PRBS Nomenclature PRBS : 2 16 bits long (one cycle + 1 bit) 1 + x + x 3 + x 12 + x PRBS : 2 16 bits long («one cycle) 1 + x 39 + x 58 Seed chosen for max run-length ~8kb from pattern beginning x 1 4

11 Transition Density Transition Density Transition Density x PRBS PRBS x 1 4 Transition density averaged over 2 UI UI max run-length 5% average density 38% minimum density UI max run-length 44% average density 3% minimum density

12 Autocorrelation PRBS Autocorrelation PRBS x 1 4 Random data = delta function Full PRBS closely approximates random data Partial PRBS more correlated than random data Autocorrelation x 1 4

13 Power Spectral Density Power Spectral Density (db/hz) Relative Frequency Increased low frequency content in partial PRBS pattern Tones due to correlation in sequence

14 PRBS Baseline Wander PRBS Amplitude Amplitude DJσ=.4,DJ-pp=.26 Total ISI= -.33 db, Penalty= -.3 db, BLWσ= DJσ=.7,DJ-pp=.89, Min. PW=.911 Total ISI= -.88 db, Penalty= -.62 db, BLWσ=.4551

15 Amplitude Histogram ( PRBS) 35 Normal Probability Plot Probability Relative Amplitude Relative Amplitude

16 Amplitude Histogram ( PRBS) 8 Normal Probability Plot Probability Relative Amplitude tails in distribution Relative Amplitude

17 Running Disparity Transistion Density Alternate PRBS Segments x x PRBS : 2 16 bits long («one cycle) 1 + x 39 + x 58 Seed chosen for run-length of 58 ~8kb from pattern start Alternate 2 16 bits long («one cycle) 1 + x 39 + x 58 Seed chosen for run-length of 5 ~8kb from pattern start

18 PRBS Baseline Wander PRBS (Alternate) Amplitude Amplitude DJσ=.7,DJ-pp =.89, Min. PW =.911 Total ISI = -.88 db, Penalty = -.62 db BLWσ =.455, BLWpp = DJσ=.5,DJ-pp =.36, Min. PW =.964 Total ISI = -.39 db, Penalty = -.5 db BLWσ =.255, BLWpp =.17

19 Baseline Wander PRBS PRBS (Alternate) Probability Probability Amplitude Amplitude

20 Running Disparity Transition Density 4 2 Alternate Data Inputs... data 1... data x x 1 4 data Seed chosen for max run-length ~8kb from pattern start Data input to scrambler all zeros 1 data Seed chosen for max run-length Data input to scrambler = zeros 64-bit data pattern repeats

21 Summary Use existing scrambler / descrambler to generate and check test patterns Wide variety of pattern characteristics available Select long PRBS segments using short seed values Pattern can be set via management registers New patterns can be defined in the future without modifying hardware Cost: increased complexity in the pattern checker

22 Backup Material

23 K Random 8B/1B Data Stressed Eye PRBS Amplitude Amplitude DJσ=.3,DJ-pp =.84, Min. PW =.986 Total ISI = 3.1 db, Penalty = db DJσ=.28,DJ-pp =.89, Min. PW =.981 Total ISI = db, Penalty = db

24 Running Disparity kb PRBS 72 s A1/A2 OC-192 CID Pattern OC-192 CID Pattern 32kb PRBS 16kb PRBS 72 1 s x bytes A1 192 bytes A2 64 bytes C1 128 bytes of stuff (return disparity to with 5% transition density) 16kb PRBS (x 1 + x 7 +1) 72 zeros 32kb PRBS (x 15 + x 14 +1) 72 ones 16kb PRBS (x 1 + x 7 +1)

25 Running Disparity OC-192 CID PRBS Running Disparity x 1 4

26 Transistion Density Transistion Density PRBS x Transition Density OC-192 CID Pattern x 1 4 Transition density averaged over 2 UI OC-192 CID 72 UI max run-length 5% average density 21% minimum density UI max run-length 44% average density 3% minimum density

27 OC-192 CID Pattern Baseline Wander PRBS Amplitude Amplitude DJσ=.13,DJ-pp=.162 Total ISI= db, Penalty= db, BLWσ= DJσ=.7,DJ-pp=.89, Min. PW=.911 Total ISI= -.88 db, Penalty= -.62 db, BLWσ=.4551

28 Baseline Wander (OC-192 CID) 3 x 14 Normal Probability Plot Probability Relative Amplitude Relative Amplitude

Programmable Pattern Generator For 10GBASE-R/W. Jonathan Thatcher. World Wide Packets

Programmable Pattern Generator For 10GBASE-R/W. Jonathan Thatcher. World Wide Packets Programmable Pattern Generator For 10GBASE-R/W Jonathan Thatcher World Wide Packets Motivation n Motivation: provide a simple to implement, programmable pattern generator. n Rationale: it is not clear

More information

400GbE AMs and PAM4 test pattern characteristics

400GbE AMs and PAM4 test pattern characteristics 400GbE AMs and PAM4 test pattern characteristics Pete Anslow, Ciena IEEE P802.3bs Task Force, Logic Ad Hoc, December 205 Introduction A PRBS3Q short test pattern was added to P802.3bs D. and there has

More information

Systematic Tx Eye Mask Definition. John Petrilla, Avago Technologies March 2009

Systematic Tx Eye Mask Definition. John Petrilla, Avago Technologies March 2009 Systematic Tx Eye Mask Definition John Petrilla, Avago Technologies March 2009 Presentation Overview Problem statement & solution Comment Reference: P802.3ba D1.2, Comment 97 Reference Material Systematic

More information

40/100 GbE PCS/PMA Testing

40/100 GbE PCS/PMA Testing 40/100 GbE PCS/PMA Testing Mark Gustlin Cisco Steve Trowbridge Alcatel-Lucent IEEE 802.3ba TF July 2008 Denver PCS Testing Background- 10GBASE-R 10GBASE-R has the following test patterns that can be generated:

More information

100GBASE-SR4 Extinction Ratio Requirement. John Petrilla: Avago Technologies September 2013

100GBASE-SR4 Extinction Ratio Requirement. John Petrilla: Avago Technologies September 2013 100GBASE-SR4 Extinction Ratio Requirement John Petrilla: Avago Technologies September 2013 Presentation Summary Eye displays for the worst case TP1 and Tx conditions that were used to define Clause 95

More information

64G Fibre Channel strawman update. 6 th Dec 2016, rv1 Jonathan King, Finisar

64G Fibre Channel strawman update. 6 th Dec 2016, rv1 Jonathan King, Finisar 64G Fibre Channel strawman update 6 th Dec 2016, rv1 Jonathan King, Finisar 1 Background Ethernet (802.3cd) has adopted baseline specs for 53.1 Gb/s PAM4 (per fibre) for MMF links 840 to 860 nm VCSEL based

More information

10GBASE-LRM Interoperability & Technical Feasibility Report

10GBASE-LRM Interoperability & Technical Feasibility Report 10GBASE-LRM Interoperability & Technical Feasibility Report Dan Rausch, Mario Puleo, Hui Xu Agilent Sudeep Bhoja, John Jaeger, Jonathan King, Jeff Rahn Big Bear Networks Lew Aronson, Jim McVey, Jim Prettyleaf

More information

100G SR4 Link Model Update & TDP. John Petrilla: Avago Technologies January 2013

100G SR4 Link Model Update & TDP. John Petrilla: Avago Technologies January 2013 100G SR4 Link Model Update & TDP John Petrilla: Avago Technologies January 2013 100G 100m Transceivers Summary Presentation Objectives: Provide an update of the example link model for 100G 100m MMF Discuss

More information

PAM8 Baseline Proposal

PAM8 Baseline Proposal PAM8 Baseline Proposal Authors: Chris Bergey Luxtera Vipul Bhatt Cisco Sudeep Bhoja Inphi Arash Farhood Cortina Ali Ghiasi Broadcom Gary Nicholl Cisco Andre Szczepanek -- InPhi Norm Swenson Clariphy Vivek

More information

Draft 100G SR4 TxVEC - TDP Update. John Petrilla: Avago Technologies February 2014

Draft 100G SR4 TxVEC - TDP Update. John Petrilla: Avago Technologies February 2014 Draft 100G SR4 TxVEC - TDP Update John Petrilla: Avago Technologies February 2014 Supporters David Cunningham Jonathan King Patrick Decker Avago Technologies Finisar Oracle MMF ad hoc February 2014 Avago

More information

40G SWDM4 MSA Technical Specifications Optical Specifications

40G SWDM4 MSA Technical Specifications Optical Specifications 40G SWDM4 MSA Technical Specifications Specifications Participants Editor David Lewis, LUMENTUM The following companies were members of the SWDM MSA at the release of this specification: Company Commscope

More information

De-correlating 100GBASE-KR4/CR4 training sequences between lanes

De-correlating 100GBASE-KR4/CR4 training sequences between lanes De-correlating GBASE-KR4/CR4 training sequences between lanes Adee Ran, Kent Lusted Intel Corporation IEEE 82.3bj Task Force November 22 Supported by Andre Szczepanek, Inphi Dariush Dabiri, Applied Micro

More information

Fast Ethernet Consortium Clause 25 PMD-EEE Conformance Test Suite v1.1 Report

Fast Ethernet Consortium Clause 25 PMD-EEE Conformance Test Suite v1.1 Report Fast Ethernet Consortium Clause 25 PMD-EEE Conformance Test Suite v1.1 Report UNH-IOL 121 Technology Drive, Suite 2 Durham, NH 03824 +1-603-862-0090 Consortium Manager: Peter Scruton pjs@iol.unh.edu +1-603-862-4534

More information

On Figure of Merit in PAM4 Optical Transmitter Evaluation, Particularly TDECQ

On Figure of Merit in PAM4 Optical Transmitter Evaluation, Particularly TDECQ On Figure of Merit in PAM4 Optical Transmitter Evaluation, Particularly TDECQ Pavel Zivny, Tektronix V1.0 On Figure of Merit in PAM4 Optical Transmitter Evaluation, Particularly TDECQ A brief presentation

More information

100G CWDM Link Model for DM DFB Lasers. John Petrilla: Avago Technologies May 2013

100G CWDM Link Model for DM DFB Lasers. John Petrilla: Avago Technologies May 2013 100G CWDM Link Model for DM DFB Lasers John Petrilla: Avago Technologies May 2013 Background: 100G CWDM Link Attributes Since the baseline proposal for the 500 m SMF objective based on CWDM technology

More information

Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ)

Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ) Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ) Authors: Tom Palkert: MoSys Jeff Trombley, Haoli Qian: Credo Date: Dec. 4 2014 Presented: IEEE 802.3bs electrical interface

More information

Canova Tech. IEEE 802.3cg Collision Detection Reliability in 10BASE-T1S March 6 th, 2019 PIERGIORGIO BERUTO ANTONIO ORZELLI

Canova Tech. IEEE 802.3cg Collision Detection Reliability in 10BASE-T1S March 6 th, 2019 PIERGIORGIO BERUTO ANTONIO ORZELLI Canova Tech The Art of Silicon Sculpting PIERGIORGIO BERUTO ANTONIO ORZELLI IEEE 802.3cg Collision Detection Reliability in 10BASE-T1S March 6 th, 2019 Public Document Slide 1 Public Document Slide 2 Outline

More information

Using the MAX3656 Laser Driver to Transmit Serial Digital Video with Pathological Patterns

Using the MAX3656 Laser Driver to Transmit Serial Digital Video with Pathological Patterns Design Note: HFDN-33.0 Rev 0, 8/04 Using the MAX3656 Laser Driver to Transmit Serial Digital Video with Pathological Patterns MAXIM High-Frequency/Fiber Communications Group AVAILABLE 6hfdn33.doc Using

More information

100G PSM4 & RS(528, 514, 7, 10) FEC. John Petrilla: Avago Technologies September 2012

100G PSM4 & RS(528, 514, 7, 10) FEC. John Petrilla: Avago Technologies September 2012 100G PSM4 & RS(528, 514, 7, 10) FEC John Petrilla: Avago Technologies September 2012 Supporters David Cunningham Jon Anderson Doug Coleman Oren Sela Paul Kolesar Avago Technologies Oclaro Corning Mellanox

More information

10GE WAN PHY: Physical Medium Attachment (PMA)

10GE WAN PHY: Physical Medium Attachment (PMA) 10GE WAN PHY: Physical Medium Attachment (PMA) IEEE 802.3 Meeting, Albuquerque March 6-10, 2000 Norival Figueira, Paul Bottorff, David Martin, Tim Armstrong, Bijan Raahemi.. Enrique Hernandez-Valencia..

More information

40G SWDM4 MSA Technical Specifications Optical Specifications

40G SWDM4 MSA Technical Specifications Optical Specifications 40G SWDM4 MSA Technical Specifications Specifications Participants Editor David Lewis, LUMENTUM The following companies were members of the SWDM MSA at the release of this specification: Company Commscope

More information

100G MMF 20m & 100m Link Model Comparison. John Petrilla: Avago Technologies March 2013

100G MMF 20m & 100m Link Model Comparison. John Petrilla: Avago Technologies March 2013 100G MMF 20m & 100m Link Model Comparison John Petrilla: Avago Technologies March 2013 Presentation Objectives: 100G MMF 20m & 100m Link Model Comparison Provide an update of the example link model for

More information

Simple Link Protocol (SLP)

Simple Link Protocol (SLP) Simple ink Protocol (SP) zero-overhead packet delineation for 10Gb thernet N-PHY 802.3 lbuquerque meeting March 6-10, 2000 Kamran zadet, ei-lei Song, om ruman, Mark Yu Paul Bottorff, Norival Figueira,

More information

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels Why Test the Receiver? Serial Data communications standards have always specified both the transmitter and

More information

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels Why Test the Receiver? Serial Data communications standards have always specified both the transmitter and

More information

Improving Frame FEC Efficiency. Improving Frame FEC Efficiency. Using Frame Bursts. Lior Khermosh, Passave. Ariel Maislos, Passave

Improving Frame FEC Efficiency. Improving Frame FEC Efficiency. Using Frame Bursts. Lior Khermosh, Passave. Ariel Maislos, Passave Improving Frame FEC Efficiency Improving Frame FEC Efficiency Using Frame Bursts Ariel Maislos, Passave Lior Khermosh, Passave Motivation: Efficiency Improvement Motivation: Efficiency Improvement F-FEC

More information

100GBASE-DR2: A Baseline Proposal for the 100G 500m Two Lane Objective. Brian Welch (Luxtera)

100GBASE-DR2: A Baseline Proposal for the 100G 500m Two Lane Objective. Brian Welch (Luxtera) 100GBASE-DR2: A Baseline Proposal for the 100G 500m Two Lane Objective Brian Welch (Luxtera) Supporters Rob Stone (Broadcom) IEEE 802.3cd Task Force, July 2016 2 100G-DR2 Configuration: A 2x50 Gb/s parallel

More information

Impact of Clock Content on the CDR with Propose Resolution

Impact of Clock Content on the CDR with Propose Resolution Impact of Clock Content on the CDR with Propose Resolution Ali Ghiasi Ghiasi Quantum, Phil Sun Credo, Xiang He and Xinyuan Wang - Huawei IEEE 802.3bs Logic Adhoc March 9, 2017 List of supporters q Eric

More information

802.3bj FEC Overview and Status. 400GbE PCS Baseline Proposal DRAFT. IEEE P802.3bs 400 Gb/s Ethernet Task Force

802.3bj FEC Overview and Status. 400GbE PCS Baseline Proposal DRAFT. IEEE P802.3bs 400 Gb/s Ethernet Task Force 802.3bj FEC Overview and Status 400GbE PCS Baseline Proposal DRAFT IEEE P802.3bs 400 Gb/s Ethernet Task Force January 2015 Atlanta Mark Gustlin Xilinx Arthur Marris - Cadence Gary Nicholl - Cisco Dave

More information

TP2 and TP3 Parameter Measurement Test Readiness

TP2 and TP3 Parameter Measurement Test Readiness TP2 and TP3 Parameter Measurement Test Readiness Jonathan King, Sudeep Bhoja, Jeff Rahn, Brian Taylor 1 Contents Tx and Rx Specifications TP2 Testing Tx: Eye Mask OMA, ER, Average Power Encircled Flux

More information

New Metric Offers More Accurate Estimate of Optical Transmitter s Impact on Multimode Fiber-optic Links

New Metric Offers More Accurate Estimate of Optical Transmitter s Impact on Multimode Fiber-optic Links DesignCon 2015 New Metric Offers More Accurate Estimate of Optical Transmitter s Impact on Multimode Fiber-optic Links John Petrilla, Avago Technologies Piers Dawe, Mellanox Technologies Greg D. Le Cheminant,

More information

Proposal for 10Gb/s single-lane PHY using PAM-4 signaling

Proposal for 10Gb/s single-lane PHY using PAM-4 signaling Proposal for 10Gb/s single-lane PHY using PAM-4 signaling Rob Brink, Agere Systems Bill Hoppin, Synopsys Supporters Ted Rado, Analogix John D Ambrosia, Tyco Electronics* * This contributor supports multi-level

More information

For the SIA. Applications of Propagation Delay & Skew tool. Introduction. Theory of Operation. Propagation Delay & Skew Tool

For the SIA. Applications of Propagation Delay & Skew tool. Introduction. Theory of Operation. Propagation Delay & Skew Tool For the SIA Applications of Propagation Delay & Skew tool Determine signal propagation delay time Detect skewing between channels on rising or falling edges Create histograms of different edge relationships

More information

Comparison of NRZ, PR-2, and PR-4 signaling. Qasim Chaudry Adam Healey Greg Sheets

Comparison of NRZ, PR-2, and PR-4 signaling. Qasim Chaudry Adam Healey Greg Sheets Comparison of NRZ, PR-2, and PR-4 signaling Presented by: Rob Brink Contributors: Pervez Aziz Qasim Chaudry Adam Healey Greg Sheets Scope and Purpose Operation over electrical backplanes at 10.3125Gb/s

More information

Training & EEE Baseline Proposal

Training & EEE Baseline Proposal Training & EEE Baseline Proposal IEEE 802.3bp - Plenary Meeting - November 2014 William Lo, Zhenyu Liu, Marvell 1 Baseline Proposal Adopt training and EEE framework in this presentation as baseline Based

More information

Update on FEC Proposal for 10GbE Backplane Ethernet. Andrey Belegolovy Andrey Ovchinnikov Ilango. Ganga Fulvio Spagna Luke Chang

Update on FEC Proposal for 10GbE Backplane Ethernet. Andrey Belegolovy Andrey Ovchinnikov Ilango. Ganga Fulvio Spagna Luke Chang Update on FEC Proposal for 10GbE Backplane Ethernet Andrey Belegolovy Andrey Ovchinnikov Ilango Ganga Fulvio Spagna Luke Chang 802.3ap FEC Proposal IEEE802.3ap Plenary Meeting Vancouver, Nov14-17 2005

More information

SMF Ad Hoc report. Pete Anslow, Ciena, SMF Ad Hoc Chair. IEEE P802.3bm, Geneva, September 2012

SMF Ad Hoc report. Pete Anslow, Ciena, SMF Ad Hoc Chair. IEEE P802.3bm, Geneva, September 2012 SMF Ad Hoc report Pete Anslow, Ciena, SMF Ad Hoc Chair IEEE P802.3bm, Geneva, September 2012 1 Introduction The Next Generation 40 Gb/s and 100 Gb/s Optical Ethernet Study Group SMF Ad Hoc has: Held two

More information

Reducing input dynamic range of SOA-preamplifier for 100G-EPON upstream

Reducing input dynamic range of SOA-preamplifier for 100G-EPON upstream Reducing input dynamic range of SOA-preamplifier for 100G-EPON upstream Hanhyub Lee and Hwan Seok Chung July 09-14, 2017 Berlin, Germany 100G-EPON OLT must use a preamplifier to overcome additional losses

More information

R3B Si TRACKER CABLE TEST REPORT

R3B Si TRACKER CABLE TEST REPORT R3B Si TRACKER CABLE TEST REPORT Author: Mos Kogimtzis Date: 22/05/2012 Department: NPG, Technology Project: R3B Si Tracker Detector Customer: Internal 1. Scope The aim of the test described below is to

More information

BER MEASUREMENT IN THE NOISY CHANNEL

BER MEASUREMENT IN THE NOISY CHANNEL BER MEASUREMENT IN THE NOISY CHANNEL PREPARATION... 2 overview... 2 the basic system... 3 a more detailed description... 4 theoretical predictions... 5 EXPERIMENT... 6 the ERROR COUNTING UTILITIES module...

More information

LPI SIGNALING ACROSS CLAUSE 108 RS-FEC

LPI SIGNALING ACROSS CLAUSE 108 RS-FEC March 2015 P802.3by 25 Gb/s Ethernet Task Force 1 LPI SIGNALING ACROSS CLAUSE 108 RS-FEC Adee Ran March 2015 P802.3by 25 Gb/s Ethernet Task Force 2 Background LPI original functions TX informs the RX that

More information

Altera JESD204B IP Core and ADI AD9144 Hardware Checkout Report

Altera JESD204B IP Core and ADI AD9144 Hardware Checkout Report 2015.12.18 Altera JESD204B IP Core and ADI AD9144 Hardware Checkout Report AN-749 Subscribe The Altera JESD204B IP core is a high-speed point-to-point serial interface intellectual property (IP). The JESD204B

More information

Digital Transmission System Signaling Protocol EVLA Memorandum No. 33 Version 3

Digital Transmission System Signaling Protocol EVLA Memorandum No. 33 Version 3 Digital Transmission System Signaling Protocol EVLA Memorandum No. 33 Version 3 A modified version of Digital Transmission System Signaling Protocol, Written by Robert W. Freund, September 25, 2000. Prepared

More information

EFM Copper Technical Overview EFM May, 2003 Hugh Barrass (Cisco Systems), Vice Chair. IEEE 802.3ah EFM Task Force IEEE802.

EFM Copper Technical Overview EFM May, 2003 Hugh Barrass (Cisco Systems), Vice Chair. IEEE 802.3ah EFM Task Force IEEE802. EFM Copper Technical Overview EFM May, 2003 Hugh Barrass (Cisco Systems), Vice Chair. IEEE 802.3ah EFM Task Force barrass_1_0503.pdf hbarrass@cisco.com 4 Technical Overview The Components of the Standard

More information

10 Mb/s Single Twisted Pair Ethernet Proposed PCS Layer for Long Reach PHY Dirk Ziegelmeier Steffen Graber Pepperl+Fuchs

10 Mb/s Single Twisted Pair Ethernet Proposed PCS Layer for Long Reach PHY Dirk Ziegelmeier Steffen Graber Pepperl+Fuchs 10 Mb/s Single Twisted Pair Ethernet Proposed PCS Layer for Long Reach PHY Dirk Ziegelmeier Steffen Graber Pepperl+Fuchs IEEE P802.3cg 10 Mb/s Single Twisted Pair Ethernet Task Force 8/29/2017 1 Content

More information

50 Gb/s per lane MMF baseline proposals. P802.3cd, Whistler, BC 21 st May 2016 Jonathan King, Finisar Jonathan Ingham, FIT

50 Gb/s per lane MMF baseline proposals. P802.3cd, Whistler, BC 21 st May 2016 Jonathan King, Finisar Jonathan Ingham, FIT 50 Gb/s per lane MMF baseline proposals P802.3cd, Whistler, BC 21 st May 2016 Jonathan King, Finisar Jonathan Ingham, FIT 1 Supporters Chris Cole, Finisar Doug Coleman, Corning Scott Kipp, Brocade Kent

More information

TERRESTRIAL broadcasting of digital television (DTV)

TERRESTRIAL broadcasting of digital television (DTV) IEEE TRANSACTIONS ON BROADCASTING, VOL 51, NO 1, MARCH 2005 133 Fast Initialization of Equalizers for VSB-Based DTV Transceivers in Multipath Channel Jong-Moon Kim and Yong-Hwan Lee Abstract This paper

More information

USB 3.1 ENGINEERING CHANGE NOTICE

USB 3.1 ENGINEERING CHANGE NOTICE Title: SSP System Jitter Budget Applied to: USB_3_1r1.0_07_31_2013 Brief description of the functional changes: Change to the 10Gbps system jitter budget. The change reduces the random jitter (RJ) budget

More information

BASE-LINE WANDER & LINE CODING

BASE-LINE WANDER & LINE CODING BASE-LINE WANDER & LINE CODING PREPARATION... 28 what is base-line wander?... 28 to do before the lab... 29 what we will do... 29 EXPERIMENT... 30 overview... 30 observing base-line wander... 30 waveform

More information

Further Investigation of Bit Multiplexing in 400GbE PMA

Further Investigation of Bit Multiplexing in 400GbE PMA Further Investigation of Bit Multiplexing in 400GbE PMA Tongtong Wang, Xinyuan Wang, Wenbin Yang HUAWEI TECHNOLOGIES CO., LTD. IEEE 802.3bs 400 GbE Task Force Introduction and Background Bit-Mux in PMA

More information

8. Stratix GX Built-In Self Test (BIST)

8. Stratix GX Built-In Self Test (BIST) 8. Stratix GX Built-In Self Test (BIST) SGX52008-1.1 Introduction Each Stratix GX channel in the gigabit transceiver block contains embedded built-in self test (BIST) circuitry, which is available for

More information

Optical transmission feasibility for 400GbE extended reach PMD. Yoshiaki Sone NTT IEEE802.3 Industry Connections NG-ECDC Ad hoc, Whistler, May 2016

Optical transmission feasibility for 400GbE extended reach PMD. Yoshiaki Sone NTT IEEE802.3 Industry Connections NG-ECDC Ad hoc, Whistler, May 2016 Optical transmission feasibility for 400GbE extended reach PMD Yoshiaki Sone NTT IEEE802.3 Industry Connections NG-ECDC Ad hoc, Whistler, May 2016 Introduction Background Service provider s need for 400GbE

More information

10Gbps SFP+ Optical Transceiver, 10km Reach

10Gbps SFP+ Optical Transceiver, 10km Reach 10Gbps SFP+ Optical Transceiver, 10km Reach Features Optical interface compliant to IEEE 802.3ae 10GBASE-LR Electrical interface compliant to SFF-8431 Hot Pluggable 1310nm DFB transmitter, PIN photo-detector

More information

Backplane NRZ FEC Baseline Proposal

Backplane NRZ FEC Baseline Proposal Backplane NRZ FEC Baseline Proposal IEEE P802.3bj March 2012 Hawaii Stephen Bates PMC-Sierra, Matt Brown APM, Roy Cideciyan IBM, Mark Gustlin Xilinx, Adam Healey - LSI, Martin Langhammer - Altera, Jeff

More information

EE141-Fall 2010 Digital Integrated Circuits. Announcements. Homework #8 due next Tuesday. Project Phase 3 plan due this Sat.

EE141-Fall 2010 Digital Integrated Circuits. Announcements. Homework #8 due next Tuesday. Project Phase 3 plan due this Sat. EE141-Fall 2010 Digital Integrated Circuits Lecture 24 Timing 1 1 Announcements Homework #8 due next Tuesday Project Phase 3 plan due this Sat. Hanh-Phuc s extra office hours shifted next week Tues. 3-4pm

More information

40GBASE-ER4 optical budget

40GBASE-ER4 optical budget 40GBASE-ER4 optical budget Pete Anslow, Ciena SMF Ad Hoc, 21 August 2012 1 Introduction The Next Generation 40 Gb/s and 100 Gb/s Optical Ethernet Study Group has an adopted objective: Define a 40 Gb/s

More information

Receiver Testing to Third Generation Standards. Jim Dunford, October 2011

Receiver Testing to Third Generation Standards. Jim Dunford, October 2011 Receiver Testing to Third Generation Standards Jim Dunford, October 2011 Agenda 1.Introduction 2. Stressed Eye 3. System Aspects 4. Beyond Compliance 5. Resources 6. Receiver Test Demonstration PCI Express

More information

Technical Article MS-2714

Technical Article MS-2714 . MS-2714 Understanding s in the JESD204B Specification A High Speed ADC Perspective by Jonathan Harris, applications engineer, Analog Devices, Inc. INTRODUCTION As high speed ADCs move into the GSPS range,

More information

Agilent N4906B Serial BERT

Agilent N4906B Serial BERT Agilent N4906B Serial BERT User s Guide S1 Important Notice Agilent Technologies, Inc. 2005 Revision Revision 1.1, October 2005 Manual Part Number N4906-91020 Printed in Germany Agilent Technologies Herrenberger

More information

(51) Int Cl.: H04L 1/00 ( )

(51) Int Cl.: H04L 1/00 ( ) (19) TEPZZ Z4 497A_T (11) EP 3 043 497 A1 (12) EUROPEAN PATENT APPLICATION published in accordance with Art. 153(4) EPC (43) Date of publication: 13.07.2016 Bulletin 2016/28 (21) Application number: 14842584.6

More information

SV1C Personalized SerDes Tester

SV1C Personalized SerDes Tester SV1C Personalized SerDes Tester Data Sheet SV1C Personalized SerDes Tester Data Sheet Revision: 1.0 2013-02-27 Revision Revision History Date 1.0 Document release Feb 27, 2013 The information in this

More information

Intel Ethernet SFP+ Optics

Intel Ethernet SFP+ Optics Product Brief Intel Ethernet SFP+ Optics Network Connectivity Intel Ethernet SFP+ Optics SR and LR Optics for the Intel Ethernet Server Adapter X520 Family Hot-pluggable SFP+ footprint Supports rate selectable

More information

MR Interface Analysis including Chord Signaling Options

MR Interface Analysis including Chord Signaling Options MR Interface Analysis including Chord Signaling Options David R Stauffer Margaret Wang Johnston Andy Stewart Amin Shokrollahi Kandou Bus SA May 12, 2014 Kandou Bus, S.A 1 Contribution Number: OIF2014.113

More information

802.3bj Scrambling Options

802.3bj Scrambling Options 802.3bj Scrambling Options IEEE P802.3bj July 2012 San Diego Roy Cideciyan IBM Mark Gustlin Xilinx Jeff Slavick Avago Contributors and supporters Pete Anslow Ciena Andre Szczepanek Inphi Stephen Bates

More information

FEC Options. IEEE P802.3bj January 2011 Newport Beach

FEC Options. IEEE P802.3bj January 2011 Newport Beach FEC Options IEEE P802.3bj January 2011 Newport Beach Stephen Bates PMC-Sierra, Roy Cideciyan IBM, Mark Gustlin Xilinx, Martin Langhammer - Altera, Jeff Slavick Avago, Zhongfeng Wang Broadcom Supporters

More information

Baseline proposal update

Baseline proposal update 100GBase-PAM8 Baseline proposal update Arash Farhood Cortina systems IEEE Next Gen 100G Optical Ethernet Task Force Supporters Mark Nowell - Cisco Vipul Bhatt - Cisco Sudeep Bhoja - Inphi, Ali Ghiasi Broadcom

More information

System Identification

System Identification System Identification Arun K. Tangirala Department of Chemical Engineering IIT Madras July 26, 2013 Module 9 Lecture 2 Arun K. Tangirala System Identification July 26, 2013 16 Contents of Lecture 2 In

More information

JESD204B IP Hardware Checkout Report with AD9250. Revision 0.5

JESD204B IP Hardware Checkout Report with AD9250. Revision 0.5 JESD204B IP Hardware Checkout Report with AD9250 Revision 0.5 November 13, 2013 Table of Contents Revision History... 2 References... 2 1 Introduction... 3 2 Scope... 3 3 Result Key... 3 4 Hardware Setup...

More information

Measurements Results of GBd VCSEL Over OM3 with and without Equalization

Measurements Results of GBd VCSEL Over OM3 with and without Equalization Measurements Results of 25.78 GBd VCSEL Over OM3 with and without Equalization IEEE 100GNGOPTX Study Group Ali Ghiasi and Fred Tang Broadcom Corporation May 14, 2012 Minneapolis Overview Test setup Measured

More information

Advanced Serdes Debug with a BERT

Advanced Serdes Debug with a BERT Virtual Probing with Precision Stress and Error Location Analysis Contents 1. Introduction... 2 2. Virtual Probing High Speed Serdes... 3 2.1 Probing Forward Error Correction...5 2.2 Probing the Multiplexer

More information

Equalizing XAUI Backplanes with the MAX3980

Equalizing XAUI Backplanes with the MAX3980 Design Note: HFDN-17.0 Rev.1; 04/08 Equalizing XAUI Backplanes with the MAX3980 AVAILABLE Equalizing XAUI Backplanes with the MAX3980 1 Introduction This discussion explores the performance of the MAX3980

More information

Datasheet SHF A Multi-Channel Error Analyzer

Datasheet SHF A Multi-Channel Error Analyzer SHF Communication Technologies AG Wilhelm-von-Siemens-Str. 23D 12277 Berlin Germany Phone +49 30 772051-0 Fax +49 30 7531078 E-Mail: sales@shf.de Web: http://www.shf.de Datasheet SHF 11104 A Multi-Channel

More information

Ali Ghiasi. Nov 8, 2011 IEEE GNGOPTX Study Group Atlanta

Ali Ghiasi. Nov 8, 2011 IEEE GNGOPTX Study Group Atlanta Ali Ghiasi Nov 8, 2011 IEEE 802.3 100GNGOPTX Study Group Atlanta 1 Overview I/O Trend Line card implementations VSR/CAUI-4 application model cppi-4 application model VSR loss budget Possible CAUI-4 loss

More information

10G-BASE-T. Jaime E. Kardontchik Stefan Wurster Carlos Laber. Idaho - June

10G-BASE-T. Jaime E. Kardontchik Stefan Wurster Carlos Laber. Idaho - June 10G-BASE-T Jaime E. Kardontchik Stefan Wurster Carlos Laber Idaho - June 1999 email: kardontchik.jaime@microlinear.com Introduction This proposal takes the best parts of several proposals that preceded

More information

EEE ALERT signal for 100GBASE-KP4

EEE ALERT signal for 100GBASE-KP4 EEE ALERT signal for 100GBASE-KP4 Matt Brown, AppliedMicro Bart Zeydel, AppliedMicro Adee Ran, Intel Kent Lusted, Intel (Regarding Comments 39 and 10234) 1 Supporters Brad Booth, Dell Rich Mellitz, Intel

More information

Recommended Changes to Optical PMD Proposal

Recommended Changes to Optical PMD Proposal Recommended Changes to Optical PMD Proposal Steve Swanson Corning Incorporated 607 974 4252 tel 607 974 4941 fax swansonse@corning.com Paul Kolesar Lucent Technologies 908 957 5077 tel 908 957 5604 fax

More information

Proposal for 400GE Optical PMD for 2km SMF Objective based on 4 x 100G PAM4

Proposal for 400GE Optical PMD for 2km SMF Objective based on 4 x 100G PAM4 Proposal for 400GE Optical PMD for 2km SMF Objective based on 4 x 100G PAM4 Beck Mason - JDSU David Lewis - JDSU Sacha Corbeil - JDSU Gary Nichol - Cisco Jeff Maki - Juniper Brian Welch - Luxtera Vipul

More information

Small Form-factor Pluggable (SFP) Optical Module Cartridges (Ethernet) For Densité Frames and Grass Valley/Telecast Standalone Fiber Products

Small Form-factor Pluggable (SFP) Optical Module Cartridges (Ethernet) For Densité Frames and Grass Valley/Telecast Standalone Fiber Products Datasheet Small Form-factor Pluggable (SFP) Module Cartridges (Ethernet) For Densité Frames and Grass Valley/Telecast Standalone Fiber Products The Small Form-factor Pluggable (SFP) optical module cartridges

More information

Agilent Error Performance Analyzer Quick Reference ( ) This booklet is intended as a handy reminder of the fundamentals of BER

Agilent Error Performance Analyzer Quick Reference ( ) This booklet is intended as a handy reminder of the fundamentals of BER Agilent 71612 Error Performance Analyzer Quick Reference (71612-90017) This booklet is intended as a handy reminder of the fundamentals of BER measurement and of how to use the Agilent 71612 Error Performance

More information

Memory-Depth Requirements for Serial Data Analysis in a Real-Time Oscilloscope

Memory-Depth Requirements for Serial Data Analysis in a Real-Time Oscilloscope Memory-Depth Requirements for Serial Data Analysis in a Real-Time Oscilloscope Application Note 1495 Table of Contents Introduction....................... 1 Low-frequency, or infrequently occurring jitter.....................

More information

SFP-10G-LR (10G BASE-LR SFP+) Datasheet

SFP-10G-LR (10G BASE-LR SFP+) Datasheet SFP-10G-LR (10G BASE-LR SFP+) Datasheet Features Supports rate from 1.25 Gb/ to 10.3 Gb/s bit rates Optical interface compliant to IEEE 802.3ae Electrical interface compliant to SFF-8431 1310nm DFB transmitter,

More information

o-microgigacn Data Sheet Revision Channel Optical Transceiver Module Part Number: Module: FPD-010R008-0E Patch Cord: FOC-CC****

o-microgigacn Data Sheet Revision Channel Optical Transceiver Module Part Number: Module: FPD-010R008-0E Patch Cord: FOC-CC**** o-microgigacn 4-Channel Optical Transceiver Module Part Number: Module: FPD-010R008-0E Patch Cord: FOC-CC**** Description Newly developed optical transceiver module, FUJITSU s o-microgigacn series supports

More information

G.709 FEC testing Guaranteeing correct FEC behavior

G.709 FEC testing Guaranteeing correct FEC behavior Technical Note G.709 FEC testing Guaranteeing correct FEC behavior Capabilities and Benefits Techniques in Detail Example The ONT-503/506/5 optical network tester from JDSU which delivers in-depth analysis

More information

AN 823: Intel FPGA JESD204B IP Core and ADI AD9625 Hardware Checkout Report for Intel Stratix 10 Devices

AN 823: Intel FPGA JESD204B IP Core and ADI AD9625 Hardware Checkout Report for Intel Stratix 10 Devices AN 823: Intel FPGA JESD204B IP Core and ADI AD9625 Hardware Checkout Report for Intel Stratix 10 Devices Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Intel FPGA JESD204B

More information

Next Generation Ultra-High speed standards measurements of Optical and Electrical signals

Next Generation Ultra-High speed standards measurements of Optical and Electrical signals Next Generation Ultra-High speed standards measurements of Optical and Electrical signals Apr. 2011, V 1.0, prz Agenda Speeds above 10 Gb/s: Transmitter and Receiver test setup Transmitter Test 1,2 : Interconnect,

More information

SECQ Test Method and Calibration Improvements

SECQ Test Method and Calibration Improvements SECQ Test Method and Calibration Improvements IEEE802.3cd, Geneva, January 22, 2018 Matt Sysak, Adee Ran, Hai-Feng Liu, Scott Schube In support of comments 82-84 Summary We are proposing revising the wording

More information

IN A SERIAL-LINK data transmission system, a data clock

IN A SERIAL-LINK data transmission system, a data clock IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 9, SEPTEMBER 2006 827 DC-Balance Low-Jitter Transmission Code for 4-PAM Signaling Hsiao-Yun Chen, Chih-Hsien Lin, and Shyh-Jye

More information

A 90 Gb/s 2:1 Multiplexer with 1 Tap FFE in SiGe Technology

A 90 Gb/s 2:1 Multiplexer with 1 Tap FFE in SiGe Technology A 90 Gb/s 2:1 Multiplexer with 1 Tap FFE in SiGe Technology Ekaterina Laskin, University of Toronto Alexander Rylyakov, IBM T.J. Watson Research Center October 14 th, 2008 Paper H4 Outline Motivation System

More information

100G SR4 TxVEC - TDP Update (D2.1 comment 94) John Petrilla: Avago Technologies March 2014

100G SR4 TxVEC - TDP Update (D2.1 comment 94) John Petrilla: Avago Technologies March 2014 100G SR4 TxVEC - TDP Update (D2.1 comment 94) John Petrilla: Avago Technologies March 2014 Supporters David Cunningham Avago Technologies Nathan Tracy TE Connectivity Jonathan King Finisar Olof Sahlen

More information

Ordering information. 40Gb/s QSFP+ ER4 Optical Transceiver Product Specification. Features

Ordering information. 40Gb/s QSFP+ ER4 Optical Transceiver Product Specification. Features QSP-SM31030D-GP 40Gb/s QSFP+ ER4 Optical Transceiver Product Specification Features Compliant with 40G Ethernet IEEE802.3ba and 40GBASE-ER4 Standard QSFP+ MSA compliant Compliant with QDR/DDR Infiniband

More information

Exercise 1-2. Digital Trunk Interface EXERCISE OBJECTIVE

Exercise 1-2. Digital Trunk Interface EXERCISE OBJECTIVE Exercise 1-2 Digital Trunk Interface EXERCISE OBJECTIVE When you have completed this exercise, you will be able to explain the role of the digital trunk interface in a central office. You will be familiar

More information

10Gbps 10km Range 1310nm SFP+ Optical Transceiver

10Gbps 10km Range 1310nm SFP+ Optical Transceiver Page 1 of 9 Overview ARIA s 10Gbps 10km Range 1310nm SFP+ Optical Transceiver is designed to transmit and receive optical data over single mode optical fiber with a link length of up to 10km. The transceiver

More information

Maps of OMA, TDP and mean power. Piers Dawe Mellanox Technologies

Maps of OMA, TDP and mean power. Piers Dawe Mellanox Technologies Maps of OMA, TDP and mean power Piers Dawe Mellanox Technologies IEEE P8.3bm, Sept. 3, York Need for FEC-protected chip-to-module CAUI specification Introduction Comments 4,4, 3, 9, 66, 7 and 8 relate

More information

QSFP SV-QSFP-40G-PSR4

QSFP SV-QSFP-40G-PSR4 Features 4 independent full-duplex channels Up to 11.2Gb/s data rate per channel MTP/MPO optical connector QSFP+ MSA compliant Digital diagnostic capabilities Up to 100m transmission on OM3 multi-mode

More information

Performance comparison study for Rx vs Tx based equalization for C2M links

Performance comparison study for Rx vs Tx based equalization for C2M links Performance comparison study for Rx vs Tx based equalization for C2M links Karthik Gopalakrishnan, Basel Alnabulsi, Jamal Riani, Ilya Lyubomirsky, and Sudeep Bhoja, Inphi Corp. IEEE P802.3ck Task Force

More information

100G-FR and 100G-LR Technical Specifications

100G-FR and 100G-LR Technical Specifications 100G-FR and 100G-LR Technical Specifications 100G Lambda MSA Rev 1.0 January 9, 2018 Chair Mark Nowell, Cisco Systems Co-Chair - Jeffery J. Maki, Juniper Networks Marketing Chair - Rang-Chen (Ryan) Yu,

More information

Measurement User Guide

Measurement User Guide N4906 91040 Measurement User Guide The Serial BERT offers several different kinds of advanced measurements for various purposes: DUT Output Timing/Jitter This type of measurement is used to measure the

More information

100GBASE-FR2, -LR2 Baseline Proposal

100GBASE-FR2, -LR2 Baseline Proposal 100GBASE-FR2, -LR2 Baseline Proposal 802.3cd 50 Gb/s, 100 Gb/s, and 200 Gb/s Ethernet Task Force IEEE 802 Plenary Session San Diego, CA 26-28 July 2016 Chris Cole Contributors & Supporters Contributors

More information

A Parametric Autoregressive Model for the Extraction of Electric Network Frequency Fluctuations in Audio Forensic Authentication

A Parametric Autoregressive Model for the Extraction of Electric Network Frequency Fluctuations in Audio Forensic Authentication Proceedings of the 3 rd International Conference on Control, Dynamic Systems, and Robotics (CDSR 16) Ottawa, Canada May 9 10, 2016 Paper No. 110 DOI: 10.11159/cdsr16.110 A Parametric Autoregressive Model

More information

EE141-Fall 2010 Digital Integrated Circuits. Announcements. Synchronous Timing. Latch Parameters. Class Material. Homework #8 due next Tuesday

EE141-Fall 2010 Digital Integrated Circuits. Announcements. Synchronous Timing. Latch Parameters. Class Material. Homework #8 due next Tuesday EE-Fall 00 Digital tegrated Circuits Timing Lecture Timing Announcements Homework #8 due next Tuesday Synchronous Timing Project Phase plan due this Sat. Hanh-Phuc s extra office hours shifted next week

More information