PAPER A High-Speed Low-Complexity Time-Multiplexing Reed-Solomon-Based FEC Architecture for Optical Communications
|
|
- Clementine Strickland
- 5 years ago
- Views:
Transcription
1 2424 IEICE TRANS. FUNDAMENTALS, VOL.E95 A, NO.12 DECEMBER 2012 PAPER A High-Speed Low-Complexity Time-Multiplexing Reed-Solomon-Based FEC Architecture for Optical Communications Jeong-In PARK, Nonmember and Hanho LEE a), Member SUMMARY A high-speed low-complexity time-multiplexing Reed- Solomon-based forward error correction architecture based on the pipelined truncated inversionless Berlekamp-Massey algorithm is presented in this paper. The proposed architecture has very high speed and very low hardware complexity compared with conventional Reed- Solomon-based forward error correction architectures. Hardware complexity is improved by employing a truncated inverse Berlekamp-Massey algorithm. A high-speed and high-throughput data rate is facilitated by employing a three-parallel processing pipelining technique and modified syndrome computation block. The time-multiplexing method for pipelined truncated inversionless Berlekamp-Massey architecture is used in the parallel Reed- Solomon decoder to reduce hardware complexity. The proposed architecture has been designed and implemented with 90-nm CMOS technology. Synthesis results show that the proposed 16-channel Reed-Solomon-based forward error correction architecture requires 417,600 gates and can operate at 640 MHz to achieve a throughput of 240 Gb/s. The proposed architecture can be readily applied to Reed-Solomon-based forward error correction devices for next-generation short-reach optical communications. key words: Reed-Solomon, forward error correction, time-multiplexing, truncated inversionless Berlekamp-Massey, optical communications 1. Introduction Demands for 100 Gigabit Ethernet (GbE) devices are increasing dramatically where data traffic converges, such as high performance computing, servers, data centers, and enterprise networks. In the future, bandwidth will be much more in demand than 100 GbE. For this reason, the IEEE 802.3ba task force approved IEEE std802.3ba-2010 for the use of 40 Gb/s and 100 Gb/s Ethernet [1]. These very high speed data transmission techniques that have been developed for fiber optic networking systems have necessitated the implementation of high speed Forward Error Correction (FEC) architecture to meet the continuing demand for ever higher data rates. Also, high speed (40Gb/s and beyond) short-reach optical communication systems commonly use Reed-Solomon (RS)(255,239) code. Specifically, the ITU- T has discussed standardization of a hard-decision FEC for a 100Gb/s optical transport network (OTN) [2]. As a result, the RS(255,239) code has become the one of candidate for 100-Gb/s short-reach optical communication systems. The very high-speed data transmission techniques for Manuscript received June 1, Manuscript revised June 19, The authors are with School of Information and Communication Engineering, Inha University, Incheon, , Korea. a) hhlee@inha.ac.kr DOI: /transfun.E95.A.2424 optical communications have necessitated the implementation of high-speed low-complexity RS-based FEC architecture to meet the continuing demands for ever higher data rates (100 Gb/s and beyond). The typical high-speed parallel RS-based FEC architectures have adopted modified Euclidean (ME) architecture to achieve the requirement of high throughput rate [3] [7]. However, hardware utilization is not efficient and requires a huge hardware cost to achieve very high speed transmission data rates for optical systems. Also, the RS decoder architectures using folded ME architecture were proposed to achieve efficient hardware utilization and low hardware complexity [7], [8]. However, they require very long latency. In this paper, we present three-parallel RS decoder architecture and high-speed low-complexity timemultiplexing RS-based FEC architecture using a truncated inversionless Berlekamp-Massey (TiBM) algorithm for next generation short-reach optical systems. We describe the key ideas applied to 16-channel time-multiplexing RS-based FEC architecture design, especially those related to achieving high throughput, low-complexity, and low latency. The synthesized result shows that compared with related research, the proposed RS-based FEC architecture has very low hardware complexity and delivers a very high throughput rate. The rest of this paper is organized as follows. Section 2 presents the three-parallel RS decoder with a modified syndrome computation block and pipelined TiBM (ptibm) architecture. Section 3 presents the high-speed and lowcomplexity 16-channel time-multiplexing RS-based FEC architecture. The performance evaluation and comparisons with related work are described in Sect. 4. Finally, conclusions are provided in Sect Three-Parallel Reed-Solomon Decoder The RS decoder consists of three main blocks, which are syndrome computation block, key equation solver (KES) block and Chien search and error evaluation (CSEE) block, as shown in Fig. 1. Generally, the RS decoder can be implemented with a Berlekamp-Massey (BM) algorithm or ME algorithm to solve a key equation. In this section, we propose three-parallel RS decoder using modified syndrome computation block and ptibm architecture, which provides high speed and low hardware-complexity. The modified Copyright c 2012 The Institute of Electronics, Information and Communication Engineers
2 PARK and LEE: A HIGH-SPEED LOW-COMPLEXITY TIME-MULTIPLEXING REED-SOLOMON-BASED FEC ARCHITECTURE 2425 Fig. 1 Three-parallel Reed-Solomon decoder. syndrome computation block and CSEE block are reformulated to minimize the critical path delay. Fig. 2 Modified three-parallel syndrome computation block. 2.1 Modified Three-Parallel Syndrome Computation Block The Let C(x) andr(x) be the codeword polynomial and the received polynomial, respectively. The transmitted polynomial can be corrupted by channel noise during the transmission. Therefore, the received polynomial can be described as R(x) = C(x) + E(x) = R n 1 x n R 1 x + R 0,where E(x) is the error polynomial. The first step in the decoding algorithm is to calculate 2t syndromes S i (0 i 2t 1) which are used to correct fixable errors. The t is the capability of error correction. If all 2t syndromes S i (0 i 2t 1) are zero, then the received polynomial R(x) is a valid codeword C(x), that is, no errors have occurred. The syndrome polynomial S (x) is defined as (1) and (2). Also (3) represents the syndrome polynomial described for three-parallel processing: S (x) = S 15 x 15 + S 14 x S 1 x + S 0 (1) S i = R(α i ) = R 254 α 254i + R 253 α 253i R 1 α i + R 0, (i = 0, 1, 2,...,15) (2) S i = R(α i ) = ((...(R 254 α 2i + R 253 α i + R 252 )α 3i +R 251 α 2i + R 250 α i + R 249 )α 3i +...)α 3i +(R 2 α 2i + R 1 α i + R 0 ) (3) The conventional three-parallel syndrome computation block consists of 2t syndrome cells, which compute the S i value during 85 clock cycles. However, the critical path of the syndrome cell is increased if the syndrome computation block is implemented for three-parallel processing as shown in (3). To reduce the critical path, the syndrome polynomial can be separated into even terms and odd terms as follows: S i (α i ) = R even (α i )+R odd (α i ) (4) = (R 254 α 254i +R 252 α 252i +...+R 2 α 2i +R 0 )+(R 253 α 253i +R 251 α 251i +...+R 1 α i ) (5) = (R 254 α 2i 127 +R 252 α 2i R 2 α 2i +R 0 )+(R 253 α 2i 126 +R 251 α 2i R 1 )α i (6) = [((...(R 254 α 2i +R 253 α i +R 252 )α 6i +R 248 α 2i +R 247 α i +R 246 )α 6i +...+(R 8 α 2i +R 7 α i +R 6 )α 6i +(R 2 α 2i +R 1 α i +R 0 )] +[((...(R 251 α 2i +R 250 α i +R 249 )α 6i +R 245 α 2i +R 244 α i +R 243 )α 6i +...)α 6i +(R 5 α 2i +R 4 α i +R 3 )α 3i ] (7) If the three-parallel syndrome computation block is reformulated by the syndrome polynomial shown in (7), the pipelining is possible without any additional latency. Figure 2 shows the modified three-parallel syndrome computation block. The even and odd terms are computed alternately during 84 clock cycles. At the final 85th clock cycle, we can obtain a syndrome polynomial by multiplying the odd term by α 3i. The critical path of the proposed syndrome computation block is reduced to 3T xor + T ff from the critical path 6T xor + T mux + T ff of the conventional syndrome computation block, in which 3T xor means the critical path delay of the constant Galois-field (GF) multiplier. 2.2 ptibm Architecture The low-complexity TiBM architecture for a KES block was presented in our previous paper [9] and removed the unnecessary t 1 PEs in the conventional RiBM architecture [10]. The TiBM algorithm can be described by pseudocode as follows: The TiBM Algorithm Initialization: δ 2t+1 (0)=1; δ 2t (0)=0; k(0)=0; γ(0)=1; Input : δ i (0) = θ i (0) = S i,(i = 0,...,2t 1). for (r = 0, n = 0; r < 2t; r++) Step TiBM.1 if r = 2m (m = 0, 1,...,t 1) or r = 2t 1 then A i (r) = δ i+1 (r) (i = 0, 1,...,2t + 1) B i (r) = θ i (r)(i = 0, 1,...,2t + 1) else A i (r) = δ i (r) (i = 2t + 1, 2t,...,2t n) A i (r) = 0(i = 2t 1 n) A i (r) = δ i+1 (r) (i = 0, 1,...,2t 2 n) B i (r) = θ i 1 (r)(i = 2t + 1, 2t,...,2t n) B i (r) = θ i (r)(i = 0, 1,...,2t 1 n) n = n + 1 Step TiBM.2 δ i (r + 1) = γ(r) A i (r) δ 0 (r) B i (r), (i = 0,...,2t + 1) Step TiBM.3 if δ 0 (r) 0 and k(0) 0
3 2426 IEICE TRANS. FUNDAMENTALS, VOL.E95 A, NO.12 DECEMBER 2012 then θ i (r + 1) = A i (r), (i = 0, 1,...,2t + 1) γ(r + 1) = δ 0 (r) k(r + 1) = k(r) 1 else θ i (r + 1) = B i (r), (i = 0, 1,...,2t + 1) γ(r + 1) = γ(r) k(r + 1) = k(r) + 1 Output : λ i (2t) = δ t+i (2t), (i = 0, 1,...,t); ω i (2t) = δ i (2t), (i = 0, 1,...,t 1). Figure 3 shows the block diagram of the proposed ptibm architecture. In the ptibm architecture, the original t+1 PE1s which are employed in the conventional RiBM architecture are used in PE1 0 PE1 t and modified t + 1PE2s are used in PE2 t+1 PE2 2t+1. Some lost zero values occurred because of truncated t 1 PE1s. Thus, MUX(1) and MUX(2) were added into the modified PE2s to give zero values at the appropriate time. Also, the proposed ptibm architecture can be pipelined for high speed. This fact represents that a time-multiplexing method can be used efficiently in the multi-channel RS-based FEC architecture. The timemultiplexing method is described in Sect. 3. The ptibm architecture consists of PE1, PE2, and Control Units 1 and 2. Because of removed t 1PE1s, control circuits are needed to adjust MUX(1) and MUX(2) in PE2, and propagate δ i (r) andθ i (r) correctly. Control Unit 1 generates the control signal such as MC(r), γ(r) and δ 0 (r). Control Unit 2 generates the selection signals of the MUX(1) and MUX(2) in the PE2. Control Unit 2 can be implemented via a finite state machine (FSM). Each selection signals of 9 MUX(1)s are represented by 2 bits, which are 0(00), 1(01) and 2(10). So the total selection signals of 9 MUX(1)s are 18 bits. Also, each selection signal of 9 MUX(2)s is represented as 1 bit, which is either 0 or 1. So the bit size of selection signals is total 9 bits. Therefore, the total selection signal for MUX(1)s and MUX(2)s is 27 bits, as shown in Fig. 3. The FSM starts their operation with a resetsignaland inputw repeats periodically with 0, x, 0, x, 0, x, 0, x, 0, x, 0, x, 0, x, 1, where x is don t care. MUX signal Gen. 1 and MUX signal Gen. 2 generate 27 bit selection signals. MUX signal Gen. 1 can be generated by concatenating 18 bits for MUX(1) and 9 bits for MUX(2). The former 18 bits move to the right every 2 clock cycles and 2 is inserted at the very left of the Control Unit 2 as shown in Fig. 3. Also, the latter 9 bits move to the right every 2 clock cycles and 1 is inserted at the very left. For instance, 27 bit initial selection signals (2, 2, 0, 1, 1, 1, 1, 1, 1and1, 1, 0, 0, 0, 0, 0, 0, 0) are updated to signals (2, 2, 2, 0, 1, 1, 1, 1, 1) and (1, 1, 1, 0, 0, 0, 0, 0, 0) after 2 clock cycles. Also, the next selection signals are updated to (2, 2, 2, 2, 0, 1, 1, 1, 1) and (1, 1, 1, 1, 0, 0, 0, 0, 0). MUX signal Gen. 2 always outputs fixed values. Finally, the final 27 bit selection signals are selected by FSM. If the selection signals of MUX(1) and MUX(2) are adjusted using this method, the error locator polynomial λ(x) and error evaluator polynomials ω(x) can be obtained correctly using only 2t+2 PEs after the operation of 2t times. The PE architecture consists of 3-stage pipelined GF multipliers, adders, and D-FFs. The critical path delay of the proposed KES block has 2T xor + T ff. Fig. 3 Proposed ptibm architecture and its sub-blocks such as original PEs, modified PE2s, and control units. Fig. 4 Pipelined three-parallel Chien search block and cell.
4 PARK and LEE: A HIGH-SPEED LOW-COMPLEXITY TIME-MULTIPLEXING REED-SOLOMON-BASED FEC ARCHITECTURE Pipelined Three-Parallel CSEE Block The CSEE block finds error locations and error values. Figure 4 represents the three-parallel Chien search blocks and their cells. The Forney algorithm block is almost the same structure as the Chien search block, except that the C8 cell is eliminated. The dotted line in Fig. 4 is a cutline for pipelining. Then, the critical path delay of the Chien search block is reduced from 7T xor + T mux + T ff to 3T xor + T mux + T ff.the detailed information for the parallel Chien search block is described in [11] Channel Time-Multiplexing RS-Based FEC Architecture Figure 5 shows the proposed 16-channel time-multiplexing RS-based FEC architecture, which is made up of fourchannel three-parallel RS decoders. The syndrome computation block provides 2t syndromes after 85 clock cycles which are required for computing the syndrome polynomial. Since four syndrome computation blocks are connected by only one KES block, syndrome values are entered into the KES block alternately. The KES block outputs four error location polynomials λ(x) and four error value polynomials ω(x) in parallel after 64 clock cycles. Finally, a CSEE block completes error correction. Most conventional high-speed RS decoders have used ME algorithms to solve the KES block, because the ME algorithm can be easily implemented by fully pipelined systolic-array structure. On the other hand, the systolic- array ME architecture has very high hardware complexity compared to the BM architecture. In general, the BM algorithm is difficult to use pipeline technique because of their feedback loops. But if many channels are used in the TiBM architecture, the pipelining techniques can be efficiently used with a time-multiplexing method. Therefore, the proposed ptibm architecture is able to process a maximum of four indepent syndrome values because the iteration period for obtaining λ(x) andω(x)inthekesblock is 16 clock cycles and the syndrome computation block uses 85 clock cycles for its computation. Figures 6(a) and (b) show the timing chart of four indepent syndrome values for conventional ME architecture and the proposed ptibm architecture using timemultiplexing. The proposed ptibm block is initialized by four indepent syndrome values during 4 clock cycles, as shown in Fig. 6(b). After 60 clock cycles, computation processing of the ptibm architecture is completed and the outputs λ(x) and ω(x) are generated during 61 to 64 clock cycles. For ptibm architecture, a total of 18 processing elements (PEs) are connected serially, and every PE accepts the value δ 0, γ and MC control signal from a control unit. After 64 clock cycles, D-FF in the PE 0 to PE 7 have four indepent values of ω(x). The values of λ(x) are also in the PE 8 to PE 16. Figure 7 represents a timing chart of the proposed 4- channel RS decoder. This architecture has as much as 161 clock cycles of latency. 85 clock cycles are used in the Syndrome computation block because of their three-parallel architecture. Also, 64 clock cycles are used in the KES block Fig. 5 Proposed 16-channel time-multiplexing RS-based FEC architecture.
5 2428 IEICE TRANS. FUNDAMENTALS, VOL.E95 A, NO.12 DECEMBER 2012 (excluding the FIFO memory) and the clock frequency is 625 MHz. The proposed time-multiplexing architecture has higher throughput rate and lower hardware complexity than the parallel architectures in [4] [6]. Compared to the design in [3], the proposed design can operate much faster with comparable hardware requirements. Note that the proposed architecture is using the highly pipelined GF multiplier, but the design in [3] cannot use the pipelined GF multiplier in a KES block. As a result, the proposed time-multiplexing RS-based FEC architecture has higher throughput rate, lower hardware complexity, and lower latency than previous architectures. 5. Conclusion Fig. 6 Timing chart of (a) conventional ME architecture [6], and (b) proposed ptibm architecture using time-multiplexing for 4-channel RS decoder architecture. Fig. 7 Timing chart of proposed 4-channel RS decoder. using the time-multiplexing method. The rest of the latency is used for a delay to adjust the timing sequence. 4. Result and Comparison The proposed 16-channel time-multiplexing RS-based FEC architecture and conventional architectures [5], [6] were modeled in Verilog HDL and simulated to verify their functionality. After complete verification of the design functionality, it was then synthesized using appropriate time and area constraints. Both simulation and synthesis steps were carried out using SYNOPSYS design tools and 90-nm CMOS technology optimized for a 1.2 V supply voltage. For fare comparison, the conventional RS decoders in [5], [6] were synthesized using the same 90-nm CMOS technology. Table 1 shows the critical path of each sub-block for the proposed and conventional decoder architectures. As shown in Table 1, the critical path delay of the proposed architecture is reduced significantly. Table 2 shows the implementation results of the proposed 16-channel time- multiplexing RS-based FEC architecture and the other existing RS-based FEC architectures. The total number of gates for the proposed architecture is 417,600 from the synthesized results This paper presented a high-speed, low-complexity VLSI architecture of 16-channel time-multiplexing RS-based FEC for next generation short-reach optical communication applications. The three-parallel processing for syndrome computation and error correction allows the inputs to be received at very high fiber optic rates, and the outputs to be delivered at correspondingly high rates with a minimum delay. A high-speed and high-throughput rate is facilitated by employing a three-parallel processing pipelining technique and modified syndrome computation block. Especially, the syndrome computation block is reformulated for pipelining to obtain high clock speed. The time-multiplexing method for resource sharing of ptibm architecture is used in the parallel RS decoder to reduce hardware complexity. As a result, the proposed RS-based FEC architecture has a much higher throughput rate and lower hardware complexity compared to conventional RS-based FEC architectures. The proposed architecture has potential applications in RS-based FEC devices for short-reach optical communications with a data rate of 100 Gb/s and beyond. Acknowledgments This research was supported by Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education, Science and Technology (2012R1A1A ). References [1] IEEE P802.3ba 40 Gb/s and 100 Gb/s Ethernet Task Force. [2] ITU-T Manual 2009, Optical fibers, cables and systems, pp [3] L. Song, M.-L. Yu, and M.S. Shaffer, 10 and 40-Gb/s forward error correction devices for optical communications, IEEE J. Solid-State Circuits, vol.37, no.11, pp , Nov [4] H. Lee, High-speed VLSI architecture for parallel Reed-Solomon decoder, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.11, no.2, pp , April [5] H. Lee, C.-S. Choi, J. Shin, and J.-S. Ko, 100 Gb/s three-parallel Reed-Solomon based forward error correction architecture for optical communications, 2008 International SoC Design Conference, pp , Nov [6] S. Lee, C.-S. Choi, and H. Lee, Two-parallel Reed-Solomon based
6 PARK and LEE: A HIGH-SPEED LOW-COMPLEXITY TIME-MULTIPLEXING REED-SOLOMON-BASED FEC ARCHITECTURE 2429 Table 1 Comparison of critical path delay. Table 2 Implementation results of the 16-channel RS-FEC architectures. FEC architecture for optical communications, IEICE Electron. Express, vol.5, no.10, pp , May [7] H.Y. Hsu, A.Y. Wu, and J.I. Yeo, Area-efficient VLSI design of Reed-Solomon decoder for 10 GBase-LX4 optical communication systems, IEEE Trans. Circuits Syst. II, Express Briefs, vol.53, no.11, pp , Nov [8] B. Yuan, Z. Wang, L. Li, M. Gao, J. Sha, and C. Zhang, Areaefficient Reed-Solomon decoder design for optical communications, IEEE Trans. Circuits Syst. II, vol.56, no.6, pp , June [9] J.-I. Park and H. Lee, Area-efficient truncated berlekamp-massey architecture for Reed-Solomon decoders, IET Electron. Lett., vol.47, no.4, pp , Feb. 17, [10] D.V. Sarwate and N.R. Shanbhag, High-speed architecture for Reed-Solomon decoders, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.9, no.5, pp , Oct [11] Y. Chen and K.K. Parhi, Small area parallel Chien search architectures for long BCH codes, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.12, no.5, pp , May Hanho Lee received Ph.D. and M.S. degrees, both in Electrical & Computer Engineering, from the University of Minnesota, Minneapolis, in 2000 and 1996 respectively, and a B.S. degree in Electronics Engineering from Chungbuk National University, Korea, in In 1999, he was a Member of Technical-Staff- 1 at Lucent Technologies, Bell Labs, Holmdel, NJ. From April 2000 to August 2002, he was a Member of Technical Staff at the Lucent Technologies (Bell Labs Innovations), Allentown, where he was responsible for the development of VLSI architectures and implementation of high-performance DSP multiprocessor for wireless infrastructure systems. From August 2002 to August 2004, he was an Assistant Professor at the Department of Electrical and Computer Engineering, University of Connecticut. Since August 2004, he has been with the School of Information and Communication Engineering, Inha University, where he is presently a Professor. He was a visiting researcher at Electronics and Telecommunications Research Institute (ETRI) in 2005.From August 2010 to August 2011, he was a visiting scholar at Bell Labs, Alcatel-Lucent, Murray Hill, USA. His research interests include VLSI architecture design for digital signal processing and communications, System-on-a-Chip (SoC) design, and forward error correction architectures. Jeong-In Park received a B.S. degree in Information and Communication Engineering in 2009 from Inha University in Korea, where he is currently working toward his M.S. degree. His research interests include VLSI architecture design and implementation for communications, and forward error correction architecture design.
THE USE OF forward error correction (FEC) in optical networks
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 8, AUGUST 2005 461 A High-Speed Low-Complexity Reed Solomon Decoder for Optical Communications Hanho Lee, Member, IEEE Abstract
More informationPAPER High-Throughput Low-Complexity Four-Parallel Reed-Solomon Decoder Architecture for High-Rate WPAN Systems
1332 PAPER High-Throughput Low-Complexity Four-Parallel Reed-Solomon Decoder Architecture for High-Rate WPAN Systems Chang-Seok CHOI,Hyo-JinAHN, Nonmembers, and Hanho LEE a), Member SUMMARY This paper
More informationA Reed Solomon Product-Code (RS-PC) Decoder Chip for DVD Applications
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 2, FEBRUARY 2001 229 A Reed Solomon Product-Code (RS-PC) Decoder Chip DVD Applications Hsie-Chia Chang, C. Bernard Shung, Member, IEEE, and Chen-Yi Lee
More informationOptimization of Multi-Channel BCH Error Decoding for Common Cases. Russell Dill Master's Thesis Defense April 20, 2015
Optimization of Multi-Channel BCH Error Decoding for Common Cases Russell Dill Master's Thesis Defense April 20, 2015 Bose-Chaudhuri-Hocquenghem (BCH) BCH is an Error Correcting Code (ECC) and is used
More information/$ IEEE
1960 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 56, NO. 9, SEPTEMBER 2009 A Universal VLSI Architecture for Reed Solomon Error-and-Erasure Decoders Hsie-Chia Chang, Member, IEEE,
More informationImplementation of Modified FEC Codec and High-Speed Synchronizer in 10G-EPON
Sensors & Transducers 2014 by IFSA Publishing, S. L. http://www.sensorsportal.com Implementation of Modified FEC Codec and High-Speed Synchronizer in 10G-EPON Min ZHANG, Yue CUI, Qiwang LI, Weiping HAN,
More informationA Compact and Fast FPGA Based Implementation of Encoding and Decoding Algorithm Using Reed Solomon Codes
A Compact and Fast FPGA Based Implementation of Encoding and Decoding Algorithm Using Reed Solomon Codes Aqib Al Azad and Md Imam Shahed Abstract This paper presents a compact and fast Field Programmable
More informationPAPER Low Complexity Filter Architecture for ATSC Terrestrial Broadcasting DTV Systems
IEICE TRANS. FUNDAMENTALS, VOL.E94 A, NO.3 MARCH 2011 937 PAPER Low Complexity Filter Architecture for ATSC Terrestrial Broadcasting DTV Systems Yong-Kyu KIM, Chang-Seok CHOI, Nonmembers, and Hanho LEE
More informationFPGA Implementation OF Reed Solomon Encoder and Decoder
FPGA Implementation OF Reed Solomon Encoder and Decoder Kruthi.T.S 1, Mrs.Ashwini 2 PG Scholar at PESIT Bangalore 1,Asst. Prof, Dept of E&C PESIT, Bangalore 2 Abstract: Advanced communication techniques
More informationAn Efficient Reduction of Area in Multistandard Transform Core
An Efficient Reduction of Area in Multistandard Transform Core A. Shanmuga Priya 1, Dr. T. K. Shanthi 2 1 PG scholar, Applied Electronics, Department of ECE, 2 Assosiate Professor, Department of ECE Thanthai
More informationIN DIGITAL transmission systems, there are always scramblers
558 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 7, JULY 2006 Parallel Scrambler for High-Speed Applications Chih-Hsien Lin, Chih-Ning Chen, You-Jiun Wang, Ju-Yuan Hsiao,
More informationA High- Speed LFSR Design by the Application of Sample Period Reduction Technique for BCH Encoder
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) ISSN: 239 42, ISBN No. : 239 497 Volume, Issue 5 (Jan. - Feb 23), PP 7-24 A High- Speed LFSR Design by the Application of Sample Period Reduction
More informationPIPELINE ARCHITECTURE FOR FAST DECODING OF BCH CODES FOR NOR FLASH MEMORY
PIPELINE ARCHITECTURE FOR FAST DECODING OF BCH CODES FOR NOR FLASH MEMORY Sunita M.S. 1,2, ChiranthV. 2, Akash H.C. 2 and Kanchana Bhaaskaran V.S. 1 1 VIT University, Chennai Campus, India 2 PES Institute
More informationLFSR Counter Implementation in CMOS VLSI
LFSR Counter Implementation in CMOS VLSI Doshi N. A., Dhobale S. B., and Kakade S. R. Abstract As chip manufacturing technology is suddenly on the threshold of major evaluation, which shrinks chip in size
More informationDesign and FPGA Implementation of 100Gbit/s Scrambler Architectures for OTN Protocol Chethan Kumar M 1, Praveen Kumar Y G 2, Dr. M. Z. Kurian 3.
International Journal of Computer Engineering and Applications, Volume VI, Issue II, May 14 www.ijcea.com ISSN 2321 3469 Design and FPGA Implementation of 100Gbit/s Scrambler Architectures for OTN Protocol
More informationALONG with the progressive device scaling, semiconductor
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 57, NO. 4, APRIL 2010 285 LUT Optimization for Memory-Based Computation Pramod Kumar Meher, Senior Member, IEEE Abstract Recently, we
More informationLUT OPTIMIZATION USING COMBINED APC-OMS TECHNIQUE
LUT OPTIMIZATION USING COMBINED APC-OMS TECHNIQUE S.Basi Reddy* 1, K.Sreenivasa Rao 2 1 M.Tech Student, VLSI System Design, Annamacharya Institute of Technology & Sciences (Autonomous), Rajampet (A.P),
More informationFPGA Implementation of Convolutional Encoder And Hard Decision Viterbi Decoder
FPGA Implementation of Convolutional Encoder And Hard Decision Viterbi Decoder JTulasi, TVenkata Lakshmi & MKamaraju Department of Electronics and Communication Engineering, Gudlavalleru Engineering College,
More informationHardware Implementation of Viterbi Decoder for Wireless Applications
Hardware Implementation of Viterbi Decoder for Wireless Applications Bhupendra Singh 1, Sanjeev Agarwal 2 and Tarun Varma 3 Deptt. of Electronics and Communication Engineering, 1 Amity School of Engineering
More informationAn MFA Binary Counter for Low Power Application
Volume 118 No. 20 2018, 4947-4954 ISSN: 1314-3395 (on-line version) url: http://www.ijpam.eu ijpam.eu An MFA Binary Counter for Low Power Application Sneha P Department of ECE PSNA CET, Dindigul, India
More informationDesign of Memory Based Implementation Using LUT Multiplier
Design of Memory Based Implementation Using LUT Multiplier Charan Kumar.k 1, S. Vikrama Narasimha Reddy 2, Neelima Koppala 3 1,2 M.Tech(VLSI) Student, 3 Assistant Professor, ECE Department, Sree Vidyanikethan
More informationdata and is used in digital networks and storage devices. CRC s are easy to implement in binary
Introduction Cyclic redundancy check (CRC) is an error detecting code designed to detect changes in transmitted data and is used in digital networks and storage devices. CRC s are easy to implement in
More informationDesign and Implementation of Encoder for (15, k) Binary BCH Code Using VHDL
Design and Implementation of Encoder for (15, k) Binary BCH Code Using VHDL K. Rajani *, C. Raju ** *M.Tech, Department of ECE, G. Pullaiah College of Engineering and Technology, Kurnool **Assistant Professor,
More informationInvestigation on Technical Feasibility of Stronger RS FEC for 400GbE
Investigation on Technical Feasibility of Stronger RS FEC for 400GbE Mark Gustlin-Xilinx, Xinyuan Wang, Tongtong Wang-Huawei, Martin Langhammer-Altera, Gary Nicholl-Cisco, Dave Ofelt-Juniper, Bill Wilkie-Xilinx,
More informationOptimization of Multi-Channel BCH. Error Decoding for Common Cases. Russell Dill
Optimization of Multi-Channel BCH Error Decoding for Common Cases by Russell Dill A Thesis Presented in Partial Fulfillment of the Requirements for the Degree Master of Science Approved April 2015 by the
More information[Krishna*, 4.(12): December, 2015] ISSN: (I2OR), Publication Impact Factor: 3.785
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY DESIGN AND IMPLEMENTATION OF BIST TECHNIQUE IN UART SERIAL COMMUNICATION M.Hari Krishna*, P.Pavan Kumar * Electronics and Communication
More informationDesign of Polar List Decoder using 2-Bit SC Decoding Algorithm V Priya 1 M Parimaladevi 2
IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 03, 2015 ISSN (online): 2321-0613 V Priya 1 M Parimaladevi 2 1 Master of Engineering 2 Assistant Professor 1,2 Department
More informationDesign of a Fast Multi-Reference Frame Integer Motion Estimator for H.264/AVC
http://dx.doi.org/10.5573/jsts.2013.13.5.430 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.13, NO.5, OCTOBER, 2013 Design of a Fast Multi-Reference Frame Integer Motion Estimator for H.264/AVC Juwon
More informationMemory efficient Distributed architecture LUT Design using Unified Architecture
Research Article Memory efficient Distributed architecture LUT Design using Unified Architecture Authors: 1 S.M.L.V.K. Durga, 2 N.S. Govind. Address for Correspondence: 1 M.Tech II Year, ECE Dept., ASR
More informationObjectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath
Objectives Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath In the previous chapters we have studied how to develop a specification from a given application, and
More informationArea-efficient high-throughput parallel scramblers using generalized algorithms
LETTER IEICE Electronics Express, Vol.10, No.23, 1 9 Area-efficient high-throughput parallel scramblers using generalized algorithms Yun-Ching Tang 1, 2, JianWei Chen 1, and Hongchin Lin 1a) 1 Department
More informationA Modified Static Contention Free Single Phase Clocked Flip-flop Design for Low Power Applications
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.8, NO.5, OCTOBER, 08 ISSN(Print) 598-657 https://doi.org/57/jsts.08.8.5.640 ISSN(Online) -4866 A Modified Static Contention Free Single Phase Clocked
More informationLUT Design Using OMS Technique for Memory Based Realization of FIR Filter
International Journal of Emerging Engineering Research and Technology Volume. 2, Issue 6, September 2014, PP 72-80 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) LUT Design Using OMS Technique for Memory
More informationOperating Bio-Implantable Devices in Ultra-Low Power Error Correction Circuits: using optimized ACS Viterbi decoder
Operating Bio-Implantable Devices in Ultra-Low Power Error Correction Circuits: using optimized ACS Viterbi decoder Roshini R, Udhaya Kumar C, Muthumani D Abstract Although many different low-power Error
More informationInternational Journal of Engineering Research-Online A Peer Reviewed International Journal
RESEARCH ARTICLE ISSN: 2321-7758 VLSI IMPLEMENTATION OF SERIES INTEGRATOR COMPOSITE FILTERS FOR SIGNAL PROCESSING MURALI KRISHNA BATHULA Research scholar, ECE Department, UCEK, JNTU Kakinada ABSTRACT The
More information128 BIT CARRY SELECT ADDER USING BINARY TO EXCESS-ONE CONVERTER FOR DELAY REDUCTION AND AREA EFFICIENCY
128 BIT CARRY SELECT ADDER USING BINARY TO EXCESS-ONE CONVERTER FOR DELAY REDUCTION AND AREA EFFICIENCY 1 Mrs.K.K. Varalaxmi, M.Tech, Assoc. Professor, ECE Department, 1varuhello@Gmail.Com 2 Shaik Shamshad
More informationAn optimized implementation of 128 bit carry select adder using binary to excess-one converter for delay reduction and area efficiency
Journal From the SelectedWorks of Journal December, 2014 An optimized implementation of 128 bit carry select adder using binary to excess-one converter for delay reduction and area efficiency P. Manga
More informationAsynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow
Asynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow Bradley R. Quinton*, Mark R. Greenstreet, Steven J.E. Wilton*, *Dept. of Electrical and Computer Engineering, Dept.
More informationAn Efficient High Speed Wallace Tree Multiplier
Chepuri satish,panem charan Arur,G.Kishore Kumar and G.Mamatha 38 An Efficient High Speed Wallace Tree Multiplier Chepuri satish, Panem charan Arur, G.Kishore Kumar and G.Mamatha Abstract: The Wallace
More informationA Novel Architecture of LUT Design Optimization for DSP Applications
A Novel Architecture of LUT Design Optimization for DSP Applications O. Anjaneyulu 1, Parsha Srikanth 2 & C. V. Krishna Reddy 3 1&2 KITS, Warangal, 3 NNRESGI, Hyderabad E-mail : anjaneyulu_o@yahoo.com
More informationOverview: Logic BIST
VLSI Design Verification and Testing Built-In Self-Test (BIST) - 2 Mohammad Tehranipoor Electrical and Computer Engineering University of Connecticut 23 April 2007 1 Overview: Logic BIST Motivation Built-in
More informationAN EFFICIENT LOW POWER DESIGN FOR ASYNCHRONOUS DATA SAMPLING IN DOUBLE EDGE TRIGGERED FLIP-FLOPS
AN EFFICIENT LOW POWER DESIGN FOR ASYNCHRONOUS DATA SAMPLING IN DOUBLE EDGE TRIGGERED FLIP-FLOPS NINU ABRAHAM 1, VINOJ P.G 2 1 P.G Student [VLSI & ES], SCMS School of Engineering & Technology, Cochin,
More informationVLSI Based Minimized Composite S-Box and Inverse Mix Column for AES Encryption and Decryption
VLSI Based Minimized Composite S-Bo and Inverse Mi Column for AES Encryption and Decryption 1 J. Balamurugan, 2 Dr. E. Logashanmugam 1 Research scholar, 2 Professor and Head, 1 St. Peter s University,
More informationImplementation of Low Power and Area Efficient Carry Select Adder
International Journal of Engineering Science Invention ISSN (Online): 2319 6734, ISSN (Print): 2319 6726 Volume 3 Issue 8 ǁ August 2014 ǁ PP.36-48 Implementation of Low Power and Area Efficient Carry Select
More informationDesign of an Efficient Low Power Multi Modulus Prescaler
International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 6, Issue 3 (March 2013), PP. 15-22 Design of an Efficient Low Power Multi Modulus
More informationDesign Project: Designing a Viterbi Decoder (PART I)
Digital Integrated Circuits A Design Perspective 2/e Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolić Chapters 6 and 11 Design Project: Designing a Viterbi Decoder (PART I) 1. Designing a Viterbi
More informationDesign of Low Power Efficient Viterbi Decoder
International Journal of Research Studies in Electrical and Electronics Engineering (IJRSEEE) Volume 2, Issue 2, 2016, PP 1-7 ISSN 2454-9436 (Online) DOI: http://dx.doi.org/10.20431/2454-9436.0202001 www.arcjournals.org
More informationAn Efficient 64-Bit Carry Select Adder With Less Delay And Reduced Area Application
An Efficient 64-Bit Carry Select Adder With Less Delay And Reduced Area Application K Allipeera, M.Tech Student & S Ahmed Basha, Assitant Professor Department of Electronics & Communication Engineering
More informationDESIGN OF A NEW MODIFIED CLOCK GATED SENSE-AMPLIFIER FLIP-FLOP
DESIGN OF A NEW MODIFIED CLOCK GATED SENSE-AMPLIFIER FLIP-FLOP P.MANIKANTA, DR. R. RAMANA REDDY ABSTRACT In this paper a new modified explicit-pulsed clock gated sense-amplifier flip-flop (MCG-SAFF) is
More informationThis paper is a preprint of a paper accepted by Electronics Letters and is subject to Institution of Engineering and Technology Copyright.
This paper is a preprint of a paper accepted by Electronics Letters and is subject to Institution of Engineering and Technology Copyright. The final version is published and available at IET Digital Library
More informationLogic Design II (17.342) Spring Lecture Outline
Logic Design II (17.342) Spring 2012 Lecture Outline Class # 03 February 09, 2012 Dohn Bowden 1 Today s Lecture Registers and Counters Chapter 12 2 Course Admin 3 Administrative Admin for tonight Syllabus
More informationImplementation of Memory Based Multiplication Using Micro wind Software
Implementation of Memory Based Multiplication Using Micro wind Software U.Palani 1, M.Sujith 2,P.Pugazhendiran 3 1 IFET College of Engineering, Department of Information Technology, Villupuram 2,3 IFET
More informationResearch Article Design and Implementation of High Speed and Low Power Modified Square Root Carry Select Adder (MSQRTCSLA)
Research Journal of Applied Sciences, Engineering and Technology 12(1): 43-51, 2016 DOI:10.19026/rjaset.12.2302 ISSN: 2040-7459; e-issn: 2040-7467 2016 Maxwell Scientific Publication Corp. Submitted: August
More informationDesign of Modified Carry Select Adder for Addition of More Than Two Numbers
Design of Modified Carry Select Adder for Addition of More Than Two Numbers Jasbir Kaur 1 and Lalit Sood 2 Assistant Professor, ECE Department, PEC University of Technology, Chandigarh, India 1 PG Scholar,
More informationModeling Digital Systems with Verilog
Modeling Digital Systems with Verilog Prof. Chien-Nan Liu TEL: 03-4227151 ext:34534 Email: jimmy@ee.ncu.edu.tw 6-1 Composition of Digital Systems Most digital systems can be partitioned into two types
More informationImplementation of CRC and Viterbi algorithm on FPGA
Implementation of CRC and Viterbi algorithm on FPGA S. V. Viraktamath 1, Akshata Kotihal 2, Girish V. Attimarad 3 1 Faculty, 2 Student, Dept of ECE, SDMCET, Dharwad, 3 HOD Department of E&CE, Dayanand
More informationNovel Correction and Detection for Memory Applications 1 B.Pujita, 2 SK.Sahir
Novel Correction and Detection for Memory Applications 1 B.Pujita, 2 SK.Sahir 1 M.Tech Research Scholar, Priyadarshini Institute of Technology & Science, Chintalapudi, India 2 HOD, Priyadarshini Institute
More informationEfficient Architecture for Flexible Prescaler Using Multimodulo Prescaler
Efficient Architecture for Flexible Using Multimodulo G SWETHA, S YUVARAJ Abstract This paper, An Efficient Architecture for Flexible Using Multimodulo is an architecture which is designed from the proposed
More informationImproved 32 bit carry select adder for low area and low power
Journal From the SelectedWorks of Journal October, 2014 Improved 32 bit carry select adder for low area and low power Syed Javeed Chanukya Rani Imthiazunnisa Begum Korani Ravinder This work is licensed
More informationImplementation and Analysis of Area Efficient Architectures for CSLA by using CLA
Volume-6, Issue-3, May-June 2016 International Journal of Engineering and Management Research Page Number: 753-757 Implementation and Analysis of Area Efficient Architectures for CSLA by using CLA Anshu
More informationAn Efficient Viterbi Decoder Architecture
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume, Issue 3 (May. Jun. 013), PP 46-50 e-issn: 319 400, p-issn No. : 319 4197 An Efficient Viterbi Decoder Architecture Kalpana. R 1, Arulanantham.
More informationInternational Journal of Engineering Trends and Technology (IJETT) - Volume4 Issue8- August 2013
International Journal of Engineering Trends and Technology (IJETT) - Volume4 Issue8- August 2013 Design and Implementation of an Enhanced LUT System in Security Based Computation dama.dhanalakshmi 1, K.Annapurna
More informationOptimization of memory based multiplication for LUT
Optimization of memory based multiplication for LUT V. Hari Krishna *, N.C Pant ** * Guru Nanak Institute of Technology, E.C.E Dept., Hyderabad, India ** Guru Nanak Institute of Technology, Prof & Head,
More informationDesign of BIST with Low Power Test Pattern Generator
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 4, Issue 5, Ver. II (Sep-Oct. 2014), PP 30-39 e-issn: 2319 4200, p-issn No. : 2319 4197 Design of BIST with Low Power Test Pattern Generator
More informationPerformance Analysis of Convolutional Encoder and Viterbi Decoder Using FPGA
Performance Analysis of Convolutional Encoder and Viterbi Decoder Using FPGA Shaina Suresh, Ch. Kranthi Rekha, Faisal Sani Bala Musaliar College of Engineering, Talla Padmavathy College of Engineering,
More informationAdaptive Fir Filter with Optimised Area and Power using Modified Inner-Product Block
Adaptive Fir Filter with Optimised Area and Power using Modified Inner-Product Block Jesmin Joy M. Tech Scholar (VLSI & Embedded Systems), Dept. of ECE, IIET, M. G. University, Kottayam, Kerala, India
More informationOMS Based LUT Optimization
International Journal of Advanced Education and Research ISSN: 2455-5746, Impact Factor: RJIF 5.34 www.newresearchjournal.com/education Volume 1; Issue 5; May 2016; Page No. 11-15 OMS Based LUT Optimization
More informationIC Design of a New Decision Device for Analog Viterbi Decoder
IC Design of a New Decision Device for Analog Viterbi Decoder Wen-Ta Lee, Ming-Jlun Liu, Yuh-Shyan Hwang and Jiann-Jong Chen Institute of Computer and Communication, National Taipei University of Technology
More informationDesign of Carry Select Adder using Binary to Excess-3 Converter in VHDL
Journal From the SelectedWorks of Kirat Pal Singh Summer May 18, 2016 Design of Carry Select Adder using Binary to Excess-3 Converter in VHDL Brijesh Kumar, Vaagdevi college of engg. Pune, Andra Pradesh,
More informationCS 110 Computer Architecture. Finite State Machines, Functional Units. Instructor: Sören Schwertfeger.
CS 110 Computer Architecture Finite State Machines, Functional Units Instructor: Sören Schwertfeger http://shtech.org/courses/ca/ School of Information Science and Technology SIST ShanghaiTech University
More informationLUT Optimization for Memory Based Computation using Modified OMS Technique
LUT Optimization for Memory Based Computation using Modified OMS Technique Indrajit Shankar Acharya & Ruhan Bevi Dept. of ECE, SRM University, Chennai, India E-mail : indrajitac123@gmail.com, ruhanmady@yahoo.co.in
More information(51) Int Cl.: H04L 1/00 ( )
(19) TEPZZ Z4 497A_T (11) EP 3 043 497 A1 (12) EUROPEAN PATENT APPLICATION published in accordance with Art. 153(4) EPC (43) Date of publication: 13.07.2016 Bulletin 2016/28 (21) Application number: 14842584.6
More informationPICOSECOND TIMING USING FAST ANALOG SAMPLING
PICOSECOND TIMING USING FAST ANALOG SAMPLING H. Frisch, J-F Genat, F. Tang, EFI Chicago, Tuesday 6 th Nov 2007 INTRODUCTION In the context of picosecond timing, analog detector pulse sampling in the 10
More informationA VLSI Architecture for Variable Block Size Video Motion Estimation
A VLSI Architecture for Variable Block Size Video Motion Estimation Yap, S. Y., & McCanny, J. (2004). A VLSI Architecture for Variable Block Size Video Motion Estimation. IEEE Transactions on Circuits
More informationDistributed Arithmetic Unit Design for Fir Filter
Distributed Arithmetic Unit Design for Fir Filter ABSTRACT: In this paper different distributed Arithmetic (DA) architectures are proposed for Finite Impulse Response (FIR) filter. FIR filter is the main
More informationVLSI Design: 3) Explain the various MOSFET Capacitances & their significance. 4) Draw a CMOS Inverter. Explain its transfer characteristics
1) Explain why & how a MOSFET works VLSI Design: 2) Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes (a) with increasing Vgs (b) with increasing transistor width (c) considering Channel
More informationFPGA Based Implementation of Convolutional Encoder- Viterbi Decoder Using Multiple Booting Technique
FPGA Based Implementation of Convolutional Encoder- Viterbi Decoder Using Multiple Booting Technique Dr. Dhafir A. Alneema (1) Yahya Taher Qassim (2) Lecturer Assistant Lecturer Computer Engineering Dept.
More informationMeasurements of metastability in MUTEX on an FPGA
LETTER IEICE Electronics Express, Vol.15, No.1, 1 11 Measurements of metastability in MUTEX on an FPGA Nguyen Van Toan, Dam Minh Tung, and Jeong-Gun Lee a) E-SoC Lab/Smart Computing Lab, Dept. of Computer
More informationKeywords Xilinx ISE, LUT, FIR System, SDR, Spectrum- Sensing, FPGA, Memory- optimization, A-OMS LUT.
An Advanced and Area Optimized L.U.T Design using A.P.C. and O.M.S K.Sreelakshmi, A.Srinivasa Rao Department of Electronics and Communication Engineering Nimra College of Engineering and Technology Krishna
More informationThe main design objective in adder design are area, speed and power. Carry Select Adder (CSLA) is one of the fastest
ISSN: 0975-766X CODEN: IJPTFI Available Online through Research Article www.ijptonline.com IMPLEMENTATION OF FAST SQUARE ROOT SELECT WITH LOW POWER CONSUMPTION V.Elanangai*, Dr. K.Vasanth Department of
More informationDESIGN AND SIMULATION OF A CIRCUIT TO PREDICT AND COMPENSATE PERFORMANCE VARIABILITY IN SUBMICRON CIRCUIT
DESIGN AND SIMULATION OF A CIRCUIT TO PREDICT AND COMPENSATE PERFORMANCE VARIABILITY IN SUBMICRON CIRCUIT Sripriya. B.R, Student of M.tech, Dept of ECE, SJB Institute of Technology, Bangalore Dr. Nataraj.
More informationFPGA Implementation of Viterbi Decoder
Proceedings of the 6th WSEAS Int. Conf. on Electronics, Hardware, Wireless and Optical Communications, Corfu Island, Greece, February 16-19, 2007 162 FPGA Implementation of Viterbi Decoder HEMA.S, SURESH
More informationA New Overlap-Scan Circuit for High Speed and Low Data Voltage in Plasma-TV
1218 A New Overlap-Scan Circuit for High Speed and Low Data Voltage in Plasma-TV Byung-Gwon Cho, Heung-Sik Tae, Senior Member, IEEE, Dong Ho Lee, and Sung-IL Chien, Member, IEEE Abstract A new overlap-scan
More informationModified Reconfigurable Fir Filter Design Using Look up Table
Modified Reconfigurable Fir Filter Design Using Look up Table R. Dhayabarani, Assistant Professor. M. Poovitha, PG scholar, V.S.B Engineering College, Karur, Tamil Nadu. Abstract - Memory based structures
More informationSDR Implementation of Convolutional Encoder and Viterbi Decoder
SDR Implementation of Convolutional Encoder and Viterbi Decoder Dr. Rajesh Khanna 1, Abhishek Aggarwal 2 Professor, Dept. of ECED, Thapar Institute of Engineering & Technology, Patiala, Punjab, India 1
More informationCHAPTER 6 ASYNCHRONOUS QUASI DELAY INSENSITIVE TEMPLATES (QDI) BASED VITERBI DECODER
80 CHAPTER 6 ASYNCHRONOUS QUASI DELAY INSENSITIVE TEMPLATES (QDI) BASED VITERBI DECODER 6.1 INTRODUCTION Asynchronous designs are increasingly used to counter the disadvantages of synchronous designs.
More informationCOPY RIGHT. To Secure Your Paper As Per UGC Guidelines We Are Providing A Electronic Bar Code
COPY RIGHT 2018IJIEMR.Personal use of this material is permitted. Permission from IJIEMR must be obtained for all other uses, in any current or future media, including reprinting/republishing this material
More informationVlsi Digital Signal Processing Systems Design And Implementation Solution Manual
Vlsi Digital Signal Processing Systems Design And Implementation Solution Manual We have made it easy for you to find a PDF Ebooks without any digging. And by having access to our ebooks online or by storing
More informationPAPER A 1.25-Gb/s Digitally-Controlled Dual-Loop Clock and Data Recovery Circuit with Enhanced Phase Resolution
IEICE TRANS. ELECTRON., VOL.E90 C, NO.1 JANUARY 2007 165 PAPER A 1.25-Gb/s Digitally-Controlled Dual-Loop Clock and Data Recovery Circuit with Enhanced Phase Resolution Chang-Kyung SEONG a), Seung-Woo
More informationFurther Studies of FEC Codes for 100G-KR
Further Studies of FEC Codes for 100G-KR Nov. 2011, IEEE 802.3bj Meeting, Atlanta Zhongfeng Wang, Hongtao Jiang, and Chung-Jue Chen Broadcom Corp., USA Introduction Incoming data is coded with 64B/66B
More informationAn Improved Recursive and Non-recursive Comb Filter for DSP Applications
eonode Inc From the SelectedWorks of Dr. oita Teymouradeh, CEng. 2006 An Improved ecursive and on-recursive Comb Filter for DSP Applications oita Teymouradeh Masuri Othman Available at: https://works.bepress.com/roita_teymouradeh/4/
More informationEfficient Method for Look-Up-Table Design in Memory Based Fir Filters
International Journal of Computer Applications (975 8887) Volume 78 No.6, September Efficient Method for Look-Up-Table Design in Memory Based Fir Filters Md.Zameeruddin M.Tech, DECS, Dept. of ECE, Vardhaman
More informationISSN:
427 AN EFFICIENT 64-BIT CARRY SELECT ADDER WITH REDUCED AREA APPLICATION CH PALLAVI 1, VSWATHI 2 1 II MTech, Chadalawada Ramanamma Engg College, Tirupati 2 Assistant Professor, DeptofECE, CREC, Tirupati
More informationRetiming Sequential Circuits for Low Power
Retiming Sequential Circuits for Low Power José Monteiro, Srinivas Devadas Department of EECS MIT, Cambridge, MA Abhijit Ghosh Mitsubishi Electric Research Laboratories Sunnyvale, CA Abstract Switching
More informationGuidance For Scrambling Data Signals For EMC Compliance
Guidance For Scrambling Data Signals For EMC Compliance David Norte, PhD. Abstract s can be used to help mitigate the radiated emissions from inherently periodic data signals. A previous paper [1] described
More informationDesign and Implementation of High Speed 256-Bit Modified Square Root Carry Select Adder
Design and Implementation of High Speed 256-Bit Modified Square Root Carry Select Adder Muralidharan.R [1], Jodhi Mohana Monica [2], Meenakshi.R [3], Lokeshwaran.R [4] B.Tech Student, Department of Electronics
More informationDesign and Analysis of Modified Fast Compressors for MAC Unit
Design and Analysis of Modified Fast Compressors for MAC Unit Anusree T U 1, Bonifus P L 2 1 PG Student & Dept. of ECE & Rajagiri School of Engineering & Technology 2 Assistant Professor & Dept. of ECE
More informationLFSRs as Functional Blocks in Wireless Applications Author: Stephen Lim and Andy Miller
XAPP22 (v.) January, 2 R Application Note: Virtex Series, Virtex-II Series and Spartan-II family LFSRs as Functional Blocks in Wireless Applications Author: Stephen Lim and Andy Miller Summary Linear Feedback
More informationDESIGN OF HIGH PERFORMANCE, AREA EFFICIENT FIR FILTER USING CARRY SELECT ADDER
DESIGN OF HIGH PERFORMANCE, AREA EFFICIENT FIR FILTER USING CARRY SELECT ADDER G. Vijayalakshmi, A. Nithyalakshmi, J. Priyadarshini Assistant Professor, ECE, Prince Shri Venkateshwara Padmavathy Engg College,
More informationImplementation of High Speed Adder using DLATCH
International Journal of Emerging Engineering Research and Technology Volume 3, Issue 12, December 2015, PP 162-172 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) Implementation of High Speed Adder using
More information