Shift Register Based QCA Memory Architecture
|
|
- Henry Dorsey
- 5 years ago
- Views:
Transcription
1 SEMINAR REPORT In partial fulfillment of Requirements in Degree of Master of Technology In SOFTWARE ENGINEERING SUBMITTED BY Bineesh.V DEPARTMENT OF COMPUTER SCIENCE COCHIN UNIVERSITY OF SCIENCE AND TECHNOLOGY KOCHI
2 COCHIN UNIVERSITY OF SCIENCE AND TECHNOLOGY KOCHI DEPARTMENT OF COMPUTER SCIENCE CERTIFICATE This is to certify that the seminar report entitled Shift Register Based QCA Memory Architecture is being submitted by Bineesh.V in partial fulfillment of the requirements for the award of M.Tech in Software Engineering is a bonafide record of the seminar presented by her during the academic year Dr.Sumam Mary Idicula Prof. Dr.K.Poulose Jacob Reader Director Dept. of Computer Science Dept. of Computer Science
3 ACKNOWLEDGEMENT I wish to express my deep sense of gratitude to Prof. Dr. K Poulose Jacob, Director, Department of Computer Science, for providing the necessary infrastructure and encouragement to present the seminar. I would like to mark my sincere thanks and indebtedness for Dr. Sumam Mary Idicula, Reader, Department of Computer Science, for all the guidance and support, extended to me. In addition, I thank Mr. G. Santhosh Kumar, and also all the teaching and non-teaching staff of the department and all my friends for extending their helping hands. I would also like to thank my parents without whose blessings and support, achieving this goal would have been an impossibility. Finally, I thank the Almighty for giving the strength and blessings.
4 TABLE OF CONTENTS Sl No. Title Page No. 1 INTRODUCTION 1 2 PROBLEM 2 3 SOLUTION 3 4 QUANTUM DOT CELLULAR AUTOMATA 4 5 QCA MEMORY 9 6 A SHIFT REGISTER BASED QCAMEMORY 16 7 CONCLUTION 19 8 REFERENCE 20
5
6 1.INTRODUCTION Quantum-dot cellular automata (QCA) is a potentially promising technology as an alternative to complementary-metal-oxide semiconductor (CMOS) technology for nanoscale device implementations. The implementation of the QCA technology has been demonstrated with metal-dot QCA devices at very low (e.g., cryogenic) temperatures. Circuit structures such as the majority gate, binary wires and fan outs have been fabricated with metal-qca dots. A quantum-dot cellular automata (QCA) design of an nxm-bit, shift-register-based memory architecture is presented. The architecture maintains data at a stable conformation, which is contrary to traditional data in-motion concept for QCA architectures. The memory architecture is based on an existing dual-phase-synchronized, line-based, one-bit QCA memory cell building block that provides size and latency improvements over other known one-bit memory cells through its novel clocking scheme. Read/write latencies up to ~2X lower than the existing tile-based architecture with three-phase, line-based memory cells are obtained. Department of Computer Science, CUSAT. 1
7 2.PROBLEM Shift Register Based QCA Memory Architecture As silicon technology is reaching the lower end of nanometer ranges of feature size (45nm CMOS technology is already in use), as per the International Technology Roadmap for Semiconductors(ITRS), the 45 nm technology node should refer to the average half-pitch of a memory cell manufactured at around the time frame.matsushita and Intel started mass producing 45 nm chips in late 2007, and AMD started production of 45 nmchips in late 2008, while IBM, Infineon, Samsung, and Chartered Semiconductor have already completed a common 45 nm process platform.. The 32 nanometer (32 nm) process (also called 32 nanometer node) is the next step after The the45 nanometer process in CMOS manufacturing and fabrication The 22 nanometer (22 nm) node is the CMOS process step following 32 nm. It is expected to be reached by semiconductor companies in the timeframe. At that time, the typical halfpitch for a memory cell would be around 22 nm. The ITRS 2006 Front End Process Update indicates that equivalent physical oxide thickness will not scale below 0.5 nm which is the expected value at the 22 nm node. This is an indication that CMOS scaling in this area has reached a wall at this point. The continuation of Moore's law-based scaling of silicon technology is now facing several challenges. The reduced feature size implies a larger number of the transistors on the unit area of silicon chips which provides both scopes for newer features in our computation capabilities, coupled with the problem of increased defect rates and susceptibility to transient faults. Since defect rates can go up 10% or more, traditional discarding of silicon chips based on defects would reduce yields to such low levels that alternative measures of yield enhancements are imperative. One possible way is to enhance the computing logic and micro-architectures with defect- and fault-tolerance features that would make computation robust against such high level of defects and faults, hence increasing yields. Department of Computer Science, CUSAT. 2
8 3.SOLUTION On the other hand, engineers and scientists are now engaged in finding alternatives to silicon-based computing. One possible way for the microelectronics industry to maintain growth in device density is to change from the Silicon-based paradigm to one based on nanostructures such that nanoscale computation can be realized with molecular dynamics, quantum effects, and other nontraditional material and computation paradigms. Molecular transistors, DNA-scaffolding-based computation fabrics, carbon nanotube-based field effect transistors, carbon nanotube-based PLA type fabrics, and many other technological advances are happening in various academic and industrial labs. One nanostructure paradigm, is the Quantum-Dots these are nanostructures created from standard conductive materials. These structures can be modeled as 3-dimensional quantum wells. Department of Computer Science, CUSAT. 3
9 4 QUANTUM DOT CELLULAR AUTOMATA(QCA) 4.1Quantum Dot and QCA WHAT ARE QUANTUM DOTS? A quantum dot is a nanometer sized structure that is capable of trapping electrons in three dimensions. Quantum dots are made by creating an island of conductive material surrounded by insulating material. Electrons that enter the quantum dot will be confined because of the high potential required to escape. QCA- 4 quantum dot device The logic unit in QCA is the QCA cell which was proposed by researchers at the University of Notre Dame. A basic QCA cell consists of four quantum dots in a square array coupled by tunnel barriers. Quantum dot Single QCA cell Quantum-dot cellular automata (QCA) is a nanoscale technology that is projected to permit improved operating performances compared to CMOS technologies. Quantum-dot cellular automata (QCA) is a novel alternative to the transistors, silicon, and CMOS paradigm. Rather than using charge movement, current, to propagate signals and perform operations, QCA uses devices as charge holders, using Coulombic repulsion of electrons as the primary computing force. A QCA cell consists of four quantum dots arranged in a square with two excess electrons that can occupy the dots. Because the electrons are repelled by each other, they naturally reside in opposite corners. As a result, the cell has two stable states. The first is an electron in the bottom left corner and the top right corner. A cell with this conguration has a polarization of +1 and represents logical 1". The second stable state is an electron in the top left corner and the bottom right corner, a polarization of -1 representing a logical 0 The electrons can tunnel between the quantum dots allowing them to change congurations. Department of Computer Science, CUSAT. 4
10 Figure QCA Cell (a) Polarization and corresponding logic values, (b) Signal propagation in QCA. The cell on the left is polarized, the cell on the right is unpolarized. The cell on the right transitions to assume the polarization of the driving left cell. 4.2 QCA Clocking Scheme Computation is performed by controlling the tunneling with a four phase clock"signal Unlike CMOS circuits, the QCA clock is a fundamentally different phenomenon than the data. The clock raises and lowers the barriers between the dots, alternately prohibiting and allowing the electrons to tunnel between dots. The raising and lowering behavior of the clock signal is described by four phases called -Switchphase, -Hold phase -Release phase -Relax phase. In the switch phase, the barriers begin low, allowing tunneling, and are raised to prohibit tunneling. In this phase, the cell transitions from having no value to having a definite value. The hold phase follows switch in which the barriers are maintained high, preserving the value assumed during switch. In the release phase, the barriers are falling, allowing the cell to go from a well defined state to an undefined state in which the cell has no natural polarization. Finally, the relax phase maintains low barriers and no polarization Department of Computer Science, CUSAT. 5
11 Figure- 4 clock phases 4.3 QCA Devices Wires If QCA cells are lined up side by side and clocked appropriately, they act as a wire, propagating a signal down its length (figure 4.3.a). Cells laid out in this side by side manner are called 90 degree cells. The alternative is 45 degree cells whichare laid out corner to corner (figure 4.3.b). In a 45 degree wire, the signal is inverted at each cell. If the first cell holds a 1", the second cell will hold a 0", followed by a 1" in the third cell, and so on. Figure a) 90 digree wire b) 45 digree wire Department of Computer Science, CUSAT. 6
12 Below figure c shows propogation of information through 90 digree wire Figure c: Propogation of information through 90 digree wire Three input Majority Gate The basic logic gate in QCA is the three input majority gate (figure 1.6a). Three input cells are arranged on the edges of a center device cell." The output of the gate is on the fourth edge of the device cell. The input cells and the device cell share the same clock zone. Because of this and simple coulombic repulsion, the device cell assumes the value of the majority of the inputs. When this device cell is frozen in the hold phase, it drives the output cell which then proceeds as a normal QCA wire.it is notable that the majority gate is a natural, native device in QCA. It requires nothing more than the QCA cells and clocking already introduced. figure : majority gate ( input- A, B, and C) and logic Symbol Department of Computer Science, CUSAT. 7
13 Truth table Majority gate implements the majority function of its three inputs A, B and C: M(A,B,C) = AB+AC+BC AND, OR and NOT gate This majority gate can be converted to either an AND gate or an OR gate by fixing one of the inputs to be permanently 0" or 1" respectively. AND gate OR-gate QCA Inverter or NOT gate Department of Computer Science, CUSAT. 8
14 5 QCA MEMORY Shift Register Based QCA Memory Architecture Memory design in QCA logic has been a challenge 1 due to the locality of computation and constant propagation of data in cellular automata.: Two types of line-topology-based memory cells: three-phase memory cell presented in Vankamamidi and dual-phase memory cell presented in Taskin and Hong Two memory architectures: tile-based architecture presented in Vankamamidi and Ottavi and shift-register-based architecture presented in this article. The two types of line-based memory cells are similar in topology and design, and differ from other memory and logic cells in promoting the use of alternative clocking schemes in addition to the four-phase clocking scheme conventionally used in QCA operation. The alternative clocking schemes, significant performance improvements in read/write latency (in the number of clock cycles) and cell area (in the number of clocking zones) are achievable. For instance, a tile-based nxm bit memory architecture design is presented in Vankamamidi and Ottavi that uses the three-phase line-based memory cell presented in Vankamamidi with the unconventional three phase clocking scheme. This tile-based memory architecture provides conventional memory operation with a denser bit-storage area than previously offered QCA memory architectures. The shift-register-based, nxm memory architecture that utilizes dual-phase, line-based memory cell presented in Taskin and Hong with the unconventional dual-phase clocking scheme. Similar to the tile-based architecture, the design density is much improved over previous QCA memory architectures. Furthermore, read/write latency of the proposed shift-register architecture is up to ~2X lower than the previously proposed tile-based QCA memory architecture. Department of Computer Science, CUSAT. 9
15 5.1 LINE-BASED MEMORY CELLS Shift Register Based QCA Memory Architecture Line-based memory cells are built on the premise of bidirectional data flow. Note that, bidirectional data flow is not possible with the conventional four-phase clocking scheme. By defining additional clock phases, however, some combination (two or more) of clock zones can create flows in one direction at certain durations of their periodic clocking cycle whereas the direction can be reversed at other durations. In other words, two adjacent clock zones that are in hold and switch phases (respectively) at one time can later be observed in the switch and hold phases, respectively. The two types of line-based memory, the three-phase and the dual-phase memory, are reviewed in Sections 3.1 and 3.2, respectively Three-Phase Line-Based Memory The three-phase, line-based memory Figure 5.1.(a), is the first study to exploit non-standard clocking strategies in QCA operation. This cell consists of three clock zones C4,C5,C6, where the four conventional clocking zones in the rest of the circuit are labeled Co, C1, C2, C3. Clock phase C5 is identical to one of the clock phases of the four-phase clocking scheme, namely C2 in Figure 5.l(b). Thus, unlike C4 and C6, the clock phase C5 does not require an additional clock source. Consequently, the three-phase clocking scheme requires two additional clock generator circuits. Clock signals to zones 4,5, and 6 (synchronized by phases C4, C2 = C5, and C6, respectively) all follow the hold-release-null-switch cycle. The clock phase of zone 5 is specially designed such that when either zones 4 or 6 is in the hold phase, zone 5 is in the switch phase, enabling bidirectional data flow and storage on the memory line between Z and Out. The read/write latency of the three-phase cell is equal to the period 2T of the synchronization scheme (where T is the period of the conventional four-phase clocking scheme). The core of this memory is the majority gate structure that consists of QCA cells a, b, c, m, and d. Depending on the step of operation [see Fig. 5(b) for steps], the inputs to the majority gate alternates between {a,b,c} and {a,b,d}. With such alteration and proper input sequences, the stored data moves back and forward between zones 4 and 6 on the QCA line formed between Z and Out. Inputs A and B constantly drive the majority gate in zone 5, controlling whether a new data value should be written into the memory cell or the old data value should be preserved. Department of Computer Science, CUSAT. 10
16 figure 5.1 Read/Write Circuit This read/write circuitry can also be used for both three-phase and dual-phase line-based QCA memory cells.the schematic diagram of this circuit (featuring a line-based memory cell) Read/write logic Department of Computer Science, CUSAT. 11
17 5.2 DUAL PHASE LINE-BASED QCA MEMORY DESIGN The dual-phase, line-based memory cell is shown in Figure5.2.. This new memory cell consists of two clock zones and requires two additional clock phases as shown in Fig.5.2 (a). The two clock phases C7 and C8 shown in Fig. 5.2(b) have identical waveforms with phase shifts. Thus, the additional clock phases are generated by a single (1) clock generator and a phase shifter, saving design complexity over two (2) additional clock generators of the three-phase line-based memory cell. figure 5.2 Two Phase line Based Memory A two step operation is offered for the proposed dual-phase, line-based QCA memory cell. In step 1: Zone 7 switches when zone 8 is holding. In step 2: Zone 8 switches when zone 7 is holding. With such a mechanism, the stored data moves back and forward on the line (between Z and Out), constituting the memory storage. Department of Computer Science, CUSAT. 12
18 Memory Operation The control logic computes the values assigned to inputs A and B Based on the values of A and B, and states of zone 6 and zone 7, the three memory operations can be performed. In brief, the Read operation is performed from zone 8, through the output terminal Out.When zone 8 is in the hold phase, the data propagates to the output terminal Out, regardless of the state of zone 7 and the input patterns at inputs A and B. The Write operation is performed through Zone 7,through the input terminals A and B. When A = I and B = I, the majority gate writes the value I onto theline, thus to the memory cell [M(I, I,X) = I.I+I.X +I.X = I]. The Maintain operation is performed by applying A = 0 and B = 1. This input combination forms the majority gate {a,b,c,m,d} which preserves the value X stored on the line, implementing the maintain operation [M(0,1,X) = X +1.X = X]. The three memory operations with respect to the two-time step operation [Fig. 5.2(b)] are as follows, with illustrations for each operation shown in Figure 5.3: 1) Writing a new value into the memory. During step 1 in Fig. 5.2(b), zone 8 of the memory cell is in the hold phase and zone 7 is in the switch phase. The inputs A and B are assigned A = I1 and B = I1, where I1 is the input data as shown in Fig. 5.3(a). The five QCA cells a, b, c, d, m form a majority gate, where cells a, b, d become the inputs and c becomes the output of the gate. Since a = A = I1 and b = B = I1, output evaluates to c = Z = I1 regardless of the value X of d (which was the original valued stored in the memory cell): M(I, I,X) = I1.I1+I1.X +I1.X = I1(I1+I1+X) = I1. Consequently, the data input I1 is written into c (i.e. the memory). This final state is presented in Fig. 5.3(b) (which is also selected as the initial stage of the maintain operation discussed next.) 2) Maintaining the data value stored in the memory. Following a write operation, R/W is set to 0. a) During step 2 in Fig. 5.3(b), zone 7 is in the hold phase and zone 8 is in the switch phase.all four QCA cells a, m, b and c hold the value of I1 as the result of the write operationin Department of Computer Science, CUSAT. 13
19 operation 1. Therefore zone 8 will switch to the value of I1 during this step, i.e. d = I1and Out = I1. Note that, due to the placement of clocking zones, the majority gate structure formed by QCA cells a, m, b, c, d does not implement the majority function. Instead, QCA cells a, m, b, c are holding their value, while QCA cell d is switching. Such a structure behaves similar to a QCA wire, transferring the value from QCA cells in hold phase to theqca cells in switching phase. Because the QCA cells a, m, b, c all hold the same value (I1),the next-state of QCA cell d resumes value I1. b) In the next operation [step 1 again in Fig. 7(b)], zone 8 is in the hold phase; zone 7 is inthe switch phase. The five QCA cells a, b, c, d, m form a majority gate with a = A = 0, b = B = 1, and d = I1 as inputs and c are the output cell: M(0,1, I1) = I1+1.I1 = I1. (2) This operation is illustrated in Fig. 5.3(c). The data value I1 will be maintained into c at theend of this clock phase [shown in Fig. 5.3(d) and discussed next]. c) In the next operation, [step 2 again in Fig. 7(b)], zone 7 is in the hold phase and zone 8 is in the switch phase. QCA cells a, m, b and c hold the values of 0, (stored value) I1, 1 and (stored value) I1, respectively, following operation 2b. Similar to operation 2a, the five QCA cells do not implement the majority function. Instead, Coulomb interactions between the holdingcells and switching cells are computed to determine the next-state value of switching cells.consequently, the cells in zone 8 [d through Out] switch to the I1 during this operation. d) Operations 1 and 2 are repeated and the data is transferred back and forward between zones7 and 8 until another write operation is executed. 3) Reading the data value stored in the memory. The read operation is performed from terminal Out when zone 8 is in the hold phase as shown in Fig. 5.3(e). When the QCA cells placed next to terminal Out next to clock zone 8 are in switching phase, the stored data is read from the memory. Note that read operation can also be performed in Figures 5.3(a) and 5.3(c) (i.e. zone 8 is hold), for values X and I1, respectively. Department of Computer Science, CUSAT. 14
20 5.3 illustration of read, write and maintain memory operation Department of Computer Science, CUSAT. 15
21 6. A Shift-Register-Based QCA Memory Architecture A quantum-dot cellular automata (QCA) design of an, shift-register-based memory operated as the name suggested; maintains data at a stable conformation, which is contrary to traditional data in-motion concept for line based memory QCA architectures. The memory architecture is based on an existing dual-phase-synchronized, line-based one-bit QCA memory The building block of the presented shift-register-based memory architecture is shown in Figure 6(a). The data storage in the building block is established with the dual phase memory cell and the read/write control is maintained through the AND and NOR gates. The memory architecture is build similar toa shift register, where data is stored within the bilding blocks and the block are replicated for a multibit storage mechanism Fig 6(a).CMOS Equivalent of the building block Fig. 6(b).Template building block for the shift-register-based memory architecture: the line-based memory cell with control circuitry. Department of Computer Science, CUSAT. 16
22 The CMOS equivalent of building block for the shift register based memory architecture is shone in figure 6(b).In brief, the dual phase,line based memory cell maintains data by applying opposite value to the two inputs(x not equal to Y). In order to write data D into the cell, identical values are applied to two inputs(x=y=d). A read/write signal R/W is defined for each row that permits the read/write operation on the m-bit long, shift register structure (of an nxm memory).the read/write control circuitry (AND and NOR gates ) drives the input X and Y, based on the data signal D and a read/write signal R/W: X = ((R/W).D + (R/W)D ) = (R/W) X-NOR D Y = D When the Read/Write (R/W) signal is asserted, new data is written in, while the previously stored data is read: X = 1 X-NOR D = D = Y => (X =Y =D, write operation). The rest of the time (when R/ W = 0), the data remains stored: X = 0 X-NOR D = D = > ( D Not Equal to Y maintain data). Fig. 6(c) Block Diagram of a sample nxm memory architecture, where n=4 and m=8 Department of Computer Science, CUSAT. 17
23 Fiq 6(d) QCA realization of sample n m memory, where n=4 and m=8 Department of Computer Science, CUSAT. 18
24 7. CONCLUSION The shift-register-based QCA memory architecture benefits of the dual-phase, linebased memory cell are observed in the proposed shift-register-based architecture in a dense implementation with desired regularity in clock zone alignments. The read/write latency is linear in the number of bits stored per row, which records up to ~2X improvements in read/write latency over of the tile-based memory architecture (with three-phase, line-based memory cells). Furthermore, unlike the tile-based memory architecture, shift-register-based architecture provides constant read/write latency. Department of Computer Science, CUSAT. 19
25 8. REFERENCES (i) (ii) (iii) (iv) (v) (vi) A Shift Register based QCA Memory Architecture by B. Taskin,A.Chiu,Q.U Salkind, D. Venutolo (Drixel university) ACM journal on Emerging Technologies in Computing systems volume 5, No.1, Article 4, Pub. Date : January2009 A Shift Register based QCA Memory Architecture ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber= A Line-Based Parallel Memory for QCA Implementation Vamsi Vankamamidi, Marco Ottavi, Member, IEEE ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber= Dual-Phase Line-Based QCA Memory Design Baris Taskin and Bo Hong, Drexel University ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber= Improving Line-Based QCA Memory Design Through Dual Phase Clocking By Baris Taskin, Member, IEEE and Bo Hong, Member, IEEE Quantum Dot Cellular Automata (Accessed on : ) (vii) 45 nm technology en.wikipedia.org/wiki/45_nanometer (Accessed on : ) Department of Computer Science, CUSAT. 20
Modeling and simulation of altera logic array block using quantum-dot cellular automata
The University of Toledo The University of Toledo Digital Repository Theses and Dissertations 2011 Modeling and simulation of altera logic array block using quantum-dot cellular automata Rohan Kapkar The
More information24. Scaling, Economics, SOI Technology
24. Scaling, Economics, SOI Technology Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017 December 4, 2017 ECE Department, University
More informationDesign and Test of New Robust QCA Sequential Circuits
Int. J. Nanosci. Nanotechnol., Vol. 14, No. 4, Dec. 2018, pp. 297-306 Design and Test of New Robust QCA Sequential Circuits A. Rezaei * Department of Electrical Engineering, Kermanshah University of Technology,
More informationNovel linear feedback shift register design in quantum-dot cellular automata
Indian Journal of Pure & Applied Physics Vol. 52, March 2014, pp. 203-209 Novel linear feedback shift register design in quantum-dot cellular automata M Mustafa & M R Beigh* Department of Electronics &
More informationCHAPTER 6 ASYNCHRONOUS QUASI DELAY INSENSITIVE TEMPLATES (QDI) BASED VITERBI DECODER
80 CHAPTER 6 ASYNCHRONOUS QUASI DELAY INSENSITIVE TEMPLATES (QDI) BASED VITERBI DECODER 6.1 INTRODUCTION Asynchronous designs are increasingly used to counter the disadvantages of synchronous designs.
More informationCPS311 Lecture: Sequential Circuits
CPS311 Lecture: Sequential Circuits Last revised August 4, 2015 Objectives: 1. To introduce asynchronous and synchronous flip-flops (latches and pulsetriggered, plus asynchronous preset/clear) 2. To introduce
More informationIT T35 Digital system desigm y - ii /s - iii
UNIT - III Sequential Logic I Sequential circuits: latches flip flops analysis of clocked sequential circuits state reduction and assignments Registers and Counters: Registers shift registers ripple counters
More informationComputer Architecture and Organization
A-1 Appendix A - Digital Logic Computer Architecture and Organization Miles Murdocca and Vincent Heuring Appendix A Digital Logic A-2 Appendix A - Digital Logic Chapter Contents A.1 Introduction A.2 Combinational
More informationScan. This is a sample of the first 15 pages of the Scan chapter.
Scan This is a sample of the first 15 pages of the Scan chapter. Note: The book is NOT Pinted in color. Objectives: This section provides: An overview of Scan An introduction to Test Sequences and Test
More informationChapter 7 Memory and Programmable Logic
EEA091 - Digital Logic 數位邏輯 Chapter 7 Memory and Programmable Logic 吳俊興國立高雄大學資訊工程學系 2006 Chapter 7 Memory and Programmable Logic 7-1 Introduction 7-2 Random-Access Memory 7-3 Memory Decoding 7-4 Error
More informationANALYSIS OF POWER REDUCTION IN 2 TO 4 LINE DECODER DESIGN USING GATE DIFFUSION INPUT TECHNIQUE
ANALYSIS OF POWER REDUCTION IN 2 TO 4 LINE DECODER DESIGN USING GATE DIFFUSION INPUT TECHNIQUE *Pranshu Sharma, **Anjali Sharma * Assistant Professor, Department of ECE AP Goyal Shimla University, Shimla,
More informationChapter 4. Logic Design
Chapter 4 Logic Design 4.1 Introduction. In previous Chapter we studied gates and combinational circuits, which made by gates (AND, OR, NOT etc.). That can be represented by circuit diagram, truth table
More informationA NOVEL DESIGN OF COUNTER USING TSPC D FLIP-FLOP FOR HIGH PERFORMANCE AND LOW POWER VLSI DESIGN APPLICATIONS USING 45NM CMOS TECHNOLOGY
A NOVEL DESIGN OF COUNTER USING TSPC D FLIP-FLOP FOR HIGH PERFORMANCE AND LOW POWER VLSI DESIGN APPLICATIONS USING 45NM CMOS TECHNOLOGY Ms. Chaitali V. Matey 1, Ms. Shraddha K. Mendhe 2, Mr. Sandip A.
More informationDesign and Implementation of FPGA Configuration Logic Block Using Asynchronous Static NCL
Design and Implementation of FPGA Configuration Logic Block Using Asynchronous Static NCL Indira P. Dugganapally, Waleed K. Al-Assadi, Tejaswini Tammina and Scott Smith* Department of Electrical and Computer
More informationChapter 5 Flip-Flops and Related Devices
Chapter 5 Flip-Flops and Related Devices Chapter 5 Objectives Selected areas covered in this chapter: Constructing/analyzing operation of latch flip-flops made from NAND or NOR gates. Differences of synchronous/asynchronous
More informationCCD Element Linear Image Sensor CCD Element Line Scan Image Sensor
1024-Element Linear Image Sensor CCD 134 1024-Element Line Scan Image Sensor FEATURES 1024 x 1 photosite array 13µm x 13µm photosites on 13µm pitch Anti-blooming and integration control Enhanced spectral
More informationLaboratory 9 Digital Circuits: Flip Flops, One-Shot, Shift Register, Ripple Counter
page 1 of 5 Digital Circuits: Flip Flops, One-Shot, Shift Register, Ripple Counter Introduction In this lab, you will learn about the behavior of the D flip-flop, by employing it in 3 classic circuits:
More informationLFSR Counter Implementation in CMOS VLSI
LFSR Counter Implementation in CMOS VLSI Doshi N. A., Dhobale S. B., and Kakade S. R. Abstract As chip manufacturing technology is suddenly on the threshold of major evaluation, which shrinks chip in size
More informationLaboratory 10. Required Components: Objectives. Introduction. Digital Circuits - Logic and Latching (modified from lab text by Alciatore)
Laboratory 10 Digital Circuits - Logic and Latching (modified from lab text by Alciatore) Required Components: 1x 330 resistor 4x 1k resistor 2x 0.F capacitor 1x 2N3904 small signal transistor 1x LED 1x
More informationINTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) Design and Analysis of CNTFET Based D Flip-Flop
INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) International Journal of Electronics and Communication Engineering & Technology (IJECET), ISSN 0976 6464(Print)
More informationVLSI Chip Design Project TSEK06
VLSI Chip Design Project TSEK06 Project Description and Requirement Specification Version 1.1 Project: High Speed Serial Link Transceiver Project number: 4 Project Group: Name Project members Telephone
More informationChapter Contents. Appendix A: Digital Logic. Some Definitions
A- Appendix A - Digital Logic A-2 Appendix A - Digital Logic Chapter Contents Principles of Computer Architecture Miles Murdocca and Vincent Heuring Appendix A: Digital Logic A. Introduction A.2 Combinational
More informationWINTER 15 EXAMINATION Model Answer
Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate
More informationContents Circuits... 1
Contents Circuits... 1 Categories of Circuits... 1 Description of the operations of circuits... 2 Classification of Combinational Logic... 2 1. Adder... 3 2. Decoder:... 3 Memory Address Decoder... 5 Encoder...
More informationIntegrated Circuit Design ELCT 701 (Winter 2017) Lecture 1: Introduction
1 Integrated Circuit Design ELCT 701 (Winter 2017) Lecture 1: Introduction Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 2 Course Overview Lecturer Teaching Assistant Course Team E-mail:
More informationReport on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533
Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop Course project for ECE533 I. Objective: REPORT-I The objective of this project is to design a 4-bit counter and implement it into a chip
More informationFLIP-FLOPS AND RELATED DEVICES
C H A P T E R 5 FLIP-FLOPS AND RELATED DEVICES OUTLINE 5- NAND Gate Latch 5-2 NOR Gate Latch 5-3 Troubleshooting Case Study 5-4 Digital Pulses 5-5 Clock Signals and Clocked Flip-Flops 5-6 Clocked S-R Flip-Flop
More informationDigital Integrated Circuits EECS 312
14 12 10 8 6 Fujitsu VP2000 IBM 3090S Pulsar 4 IBM 3090 IBM RY6 CDC Cyber 205 IBM 4381 IBM RY4 2 IBM 3081 Apache Fujitsu M380 IBM 370 Merced IBM 360 IBM 3033 Vacuum Pentium II(DSIP) 0 1950 1960 1970 1980
More informationEXPERIMENT #6 DIGITAL BASICS
EXPERIMENT #6 DIGITL SICS Digital electronics is based on the binary number system. Instead of having signals which can vary continuously as in analog circuits, digital signals are characterized by only
More informationMarch Test Compression Technique on Low Power Programmable Pseudo Random Test Pattern Generator
International Journal of Computational Intelligence Research ISSN 0973-1873 Volume 13, Number 6 (2017), pp. 1493-1498 Research India Publications http://www.ripublication.com March Test Compression Technique
More informationAbstract 1. INTRODUCTION. Cheekati Sirisha, IJECS Volume 05 Issue 10 Oct., 2016 Page No Page 18532
www.ijecs.in International Journal Of Engineering And Computer Science ISSN: 2319-7242 Volume 5 Issue 10 Oct. 2016, Page No. 18532-18540 Pulsed Latches Methodology to Attain Reduced Power and Area Based
More informationDigital Integrated Circuits EECS 312. Review. Remember the ENIAC? IC ENIAC. Trend for one company. First microprocessor
14 12 10 8 6 IBM ES9000 Bipolar Fujitsu VP2000 IBM 3090S Pulsar 4 IBM 3090 IBM RY6 CDC Cyber 205 IBM 4381 IBM RY4 2 IBM 3081 Apache Fujitsu M380 IBM 370 Merced IBM 360 IBM 3033 Vacuum Pentium II(DSIP)
More informationIC Layout Design of Decoders Using DSCH and Microwind Shaik Fazia Kausar MTech, Dr.K.V.Subba Reddy Institute of Technology.
IC Layout Design of Decoders Using DSCH and Microwind Shaik Fazia Kausar MTech, Dr.K.V.Subba Reddy Institute of Technology. T.Vijay Kumar, M.Tech Associate Professor, Dr.K.V.Subba Reddy Institute of Technology.
More informationCMOS DESIGN OF FLIP-FLOP ON 120nm
CMOS DESIGN OF FLIP-FLOP ON 120nm *Neelam Kumar, **Anjali Sharma *4 th Year Student, Department of EEE, AP Goyal Shimla University Shimla, India. neelamkumar991@gmail.com ** Assistant Professor, Department
More informationD Latch (Transparent Latch)
D Latch (Transparent Latch) -One way to eliminate the undesirable condition of the indeterminate state in the SR latch is to ensure that inputs S and R are never equal to 1 at the same time. This is done
More informationEECS150 - Digital Design Lecture 2 - CMOS
EECS150 - Digital Design Lecture 2 - CMOS January 23, 2003 John Wawrzynek Spring 2003 EECS150 - Lec02-CMOS Page 1 Outline Overview of Physical Implementations CMOS devices Announcements/Break CMOS transistor
More informationDIGITAL REGISTERS. Serial Input Serial Output. Block Diagram. Operation
DIGITAL REGISTERS http://www.tutorialspoint.com/computer_logical_organization/digital_registers.htm Copyright tutorialspoint.com Flip-flop is a 1 bit memory cell which can be used for storing the digital
More informationCounters. The simplest circuit for binary counting is a multibit divider.
Counters The simplest circuit for binary counting is a multibit divider. +5 CL 0 1 2 3 Each bit toggles on the downward edge of the preceding bit. The timing is asynchronous. This particular circuit is
More informationName Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers
EEE 304 Experiment No. 07 Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers Important: Submit your Prelab at the beginning of the lab. Prelab 1: Construct a S-R Latch and
More informationObjectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath
Objectives Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath In the previous chapters we have studied how to develop a specification from a given application, and
More informationDESIGN AND SIMULATION OF A CIRCUIT TO PREDICT AND COMPENSATE PERFORMANCE VARIABILITY IN SUBMICRON CIRCUIT
DESIGN AND SIMULATION OF A CIRCUIT TO PREDICT AND COMPENSATE PERFORMANCE VARIABILITY IN SUBMICRON CIRCUIT Sripriya. B.R, Student of M.tech, Dept of ECE, SJB Institute of Technology, Bangalore Dr. Nataraj.
More informationLow Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur
Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture No. # 29 Minimizing Switched Capacitance-III. (Refer
More informationVLSI Design: 3) Explain the various MOSFET Capacitances & their significance. 4) Draw a CMOS Inverter. Explain its transfer characteristics
1) Explain why & how a MOSFET works VLSI Design: 2) Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes (a) with increasing Vgs (b) with increasing transistor width (c) considering Channel
More informationA Symmetric Differential Clock Generator for Bit-Serial Hardware
A Symmetric Differential Clock Generator for Bit-Serial Hardware Mitchell J. Myjak and José G. Delgado-Frias School of Electrical Engineering and Computer Science Washington State University Pullman, WA,
More informationFully Static and Compressed Topology Using Power Saving in Digital circuits for Reduced Transistor Flip flop
Fully Static and Compressed Topology Using Power Saving in Digital circuits for Reduced Transistor Flip flop 1 S.Mounika & 2 P.Dhaneef Kumar 1 M.Tech, VLSIES, GVIC college, Madanapalli, mounikarani3333@gmail.com
More informationPrinciples of Computer Architecture. Appendix A: Digital Logic
A-1 Appendix A - Digital Logic Principles of Computer Architecture Miles Murdocca and Vincent Heuring Appendix A: Digital Logic A-2 Appendix A - Digital Logic Chapter Contents A.1 Introduction A.2 Combinational
More informationDr. Shahram Shirani COE2DI4 Midterm Test #2 Nov 19, 2008
Page 1 Dr. Shahram Shirani COE2DI4 Midterm Test #2 Nov 19, 2008 Instructions: This examination paper includes 13 pages and 20 multiple-choice questions starting on page 3. You are responsible for ensuring
More informationImprove Performance of Low-Power Clock Branch Sharing Double-Edge Triggered Flip-Flop
Sumant Kumar et al. 2016, Volume 4 Issue 1 ISSN (Online): 2348-4098 ISSN (Print): 2395-4752 International Journal of Science, Engineering and Technology An Open Access Journal Improve Performance of Low-Power
More informationEfficient 500 MHz Digital Phase Locked Loop Implementation sin 180nm CMOS Technology
Efficient 500 MHz Digital Phase Locked Loop Implementation sin 180nm CMOS Technology Akash Singh Rawat 1, Kirti Gupta 2 Electronics and Communication Department, Bharati Vidyapeeth s College of Engineering,
More informationLATCHES & FLIP-FLOP. Chapter 7
LATCHES & FLIP-FLOP Chapter 7 INTRODUCTION Latch and flip flops are categorized as bistable devices which have two stable states,called SET and RESET. They can retain either of this states indefinitely
More informationThe outputs are formed by a combinational logic function of the inputs to the circuit or the values stored in the flip-flops (or both).
1 The outputs are formed by a combinational logic function of the inputs to the circuit or the values stored in the flip-flops (or both). The value that is stored in a flip-flop when the clock pulse occurs
More informationSequential Circuits: Latches & Flip-Flops
Sequential Circuits: Latches & Flip-Flops Overview Storage Elements Latches SR, JK, D, and T Characteristic Tables, Characteristic Equations, Eecution Tables, and State Diagrams Standard Symbols Flip-Flops
More informationCombinational vs Sequential
Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs Changing inputs changes outputs No regard for previous inputs
More informationCopyright 2011 by Enoch Hwang, Ph.D. and Global Specialties. All rights reserved. Printed in Taiwan.
Copyright 2011 by Enoch Hwang, Ph.D. and Global Specialties All rights reserved. Printed in Taiwan. No part of this publication may be reproduced, stored in a retrieval system or transmitted, in any form
More informationALONG with the progressive device scaling, semiconductor
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 57, NO. 4, APRIL 2010 285 LUT Optimization for Memory-Based Computation Pramod Kumar Meher, Senior Member, IEEE Abstract Recently, we
More informationELEN Electronique numérique
ELEN0040 - Electronique numérique Patricia ROUSSEAUX Année académique 2014-2015 CHAPITRE 5 Sequential circuits design - Timing issues ELEN0040 5-228 1 Sequential circuits design 1.1 General procedure 1.2
More informationHCF4054B 4 SEGMENT LIQUID CRYSTAL DISPLAY DRIVER WITH STROBED LATCH FUNCTION
4 SEGMENT LIQUID CRYSTAL DISPLAY DRIVER WITH STROBED LATCH FUNCTION QUIESCENT CURRENT SPECIF. UP TO 20V OPERATION OF LIQUID CRYSTALS WITH CMOS CIRCUITS PROVIDES ULTRA LOW POWER DISPLAYS EQUIVALENT AC OUTPUT
More informationLOW-POWER CLOCK DISTRIBUTION IN EDGE TRIGGERED FLIP-FLOP
LOW-POWER CLOCK DISTRIBUTION IN EDGE TRIGGERED FLIP-FLOP Rahul Yadav 1, Rahul Shrivastava 2, Vijay Yadav 3 1 M.Tech Scholar, 2 Asst. Prof., 3 Asst. Prof Department of Electronics and Communication Engineering,
More informationChapter 9 MSI Logic Circuits
Chapter 9 MSI Logic Circuits Chapter 9 Objectives Selected areas covered in this chapter: Analyzing/using decoders & encoders in circuits. Advantages and disadvantages of LEDs and LCDs. Observation/analysis
More informationEfficient Architecture for Flexible Prescaler Using Multimodulo Prescaler
Efficient Architecture for Flexible Using Multimodulo G SWETHA, S YUVARAJ Abstract This paper, An Efficient Architecture for Flexible Using Multimodulo is an architecture which is designed from the proposed
More informationImplementation of BIST Test Generation Scheme based on Single and Programmable Twisted Ring Counters
IOSR Journal of Mechanical and Civil Engineering (IOSR-JMCE) e-issn: 2278-1684, p-issn: 2320-334X Implementation of BIST Test Generation Scheme based on Single and Programmable Twisted Ring Counters N.Dilip
More informationLUT Optimization for Memory Based Computation using Modified OMS Technique
LUT Optimization for Memory Based Computation using Modified OMS Technique Indrajit Shankar Acharya & Ruhan Bevi Dept. of ECE, SRM University, Chennai, India E-mail : indrajitac123@gmail.com, ruhanmady@yahoo.co.in
More informationImpact of Intermittent Faults on Nanocomputing Devices
Impact of Intermittent Faults on Nanocomputing Devices Cristian Constantinescu June 28th, 2007 Dependable Systems and Networks Outline Fault classes Permanent faults Transient faults Intermittent faults
More informationA New Gate for Optimal Fault Tolerant & Testable Reversible Sequential Circuit Design
A New Gate for Optimal Fault Tolerant & Testable Reversible Sequential Circuit Design A Dissertation Submitted in partial fulfillment for the award of the Degree of Master of Technology in Department of
More informationQuiz #4 Thursday, April 25, 2002, 5:30-6:45 PM
Last (family) name: First (given) name: Student I.D. #: Circle section: Hu Saluja Department of Electrical and Computer Engineering University of Wisconsin - Madison ECE/CS 352 Digital System Fundamentals
More informationDIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute
DIGITL TECHNICS Dr. álint Pődör Óbuda University, Microelectronics and Technology Institute 10. LECTURE (LOGIC CIRCUITS, PRT 2): MOS DIGITL CIRCUITS II 2016/2017 10. LECTURE: MOS DIGITL CIRCUITS II 1.
More informationImplementation of Memory Based Multiplication Using Micro wind Software
Implementation of Memory Based Multiplication Using Micro wind Software U.Palani 1, M.Sujith 2,P.Pugazhendiran 3 1 IFET College of Engineering, Department of Information Technology, Villupuram 2,3 IFET
More informationCS/EE 6710 Digital VLSI Design CAD Assignment #3 Due Thursday September 21 st, 5:00pm
CS/EE 6710 Digital VLSI Design CAD Assignment #3 Due Thursday September 21 st, 5:00pm Overview: In this assignment you will design a register cell. This cell should be a single-bit edge-triggered D-type
More informationImplementation of an MPEG Codec on the Tilera TM 64 Processor
1 Implementation of an MPEG Codec on the Tilera TM 64 Processor Whitney Flohr Supervisor: Mark Franklin, Ed Richter Department of Electrical and Systems Engineering Washington University in St. Louis Fall
More informationBit Swapping LFSR and its Application to Fault Detection and Diagnosis Using FPGA
Bit Swapping LFSR and its Application to Fault Detection and Diagnosis Using FPGA M.V.M.Lahari 1, M.Mani Kumari 2 1,2 Department of ECE, GVPCEOW,Visakhapatnam. Abstract The increasing growth of sub-micron
More informationEL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP. Due İLKER KALYONCU, 10043
EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP Due 16.05. İLKER KALYONCU, 10043 1. INTRODUCTION: In this project we are going to design a CMOS positive edge triggered master-slave
More informationModule -5 Sequential Logic Design
Module -5 Sequential Logic Design 5.1. Motivation: In digital circuit theory, sequential logic is a type of logic circuit whose output depends not only on the present value of its input signals but on
More informationCS/EE 181a 2010/11 Lecture 6
CS/EE 181a 2010/11 Lecture 6 Administrative: Projects. Topics of today s lecture: More general timed circuits precharge logic. Charge sharing. Application of precharge logic: PLAs Application of PLAs:
More informationEECS150 - Digital Design Lecture 17 - Circuit Timing. Performance, Cost, Power
EECS150 - Digital Design Lecture 17 - Circuit Timing March 10, 2011 John Wawrzynek Spring 2011 EECS150 - Lec16-timing Page 1 Performance, Cost, Power How do we measure performance? operations/sec? cycles/sec?
More informationDIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP TECHNIQUE USED FOR LOW POWER CONSUMPTION IN CLOCKING SCHEME
DIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP TECHNIQUE USED FOR LOW POWER CONSUMPTION IN CLOCKING SCHEME Mr.N.Vetriselvan, Assistant Professor, Dhirajlal Gandhi College of Technology Mr.P.N.Palanisamy,
More informationSIC Vector Generation Using Test per Clock and Test per Scan
International Journal of Emerging Engineering Research and Technology Volume 2, Issue 8, November 2014, PP 84-89 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) SIC Vector Generation Using Test per Clock
More informationAn optimized implementation of 128 bit carry select adder using binary to excess-one converter for delay reduction and area efficiency
Journal From the SelectedWorks of Journal December, 2014 An optimized implementation of 128 bit carry select adder using binary to excess-one converter for delay reduction and area efficiency P. Manga
More informationDesign and Analysis of Modified Fast Compressors for MAC Unit
Design and Analysis of Modified Fast Compressors for MAC Unit Anusree T U 1, Bonifus P L 2 1 PG Student & Dept. of ECE & Rajagiri School of Engineering & Technology 2 Assistant Professor & Dept. of ECE
More informationChapter 3 Evaluated Results of Conventional Pixel Circuit, Other Compensation Circuits and Proposed Pixel Circuits for Active Matrix Organic Light Emitting Diodes (AMOLEDs) -------------------------------------------------------------------------------------------------------
More informationAn Efficient IC Layout Design of Decoders and Its Applications
An Efficient IC Layout Design of Decoders and Its Applications Dr.Arvind Kundu HOD, SCIENT Institute of Technology. T.Uday Bhaskar, M.Tech Assistant Professor, SCIENT Institute of Technology. B.Suresh
More informationLaboratory 7. Lab 7. Digital Circuits - Logic and Latching
Laboratory 7 igital Circuits - Logic and Latching Required Components: 1 330 resistor 4 resistor 2 0.1 F capacitor 1 2N3904 small signal transistor 1 LE 1 7408 AN gate IC 1 7474 positive edge triggered
More informationFlip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari
Sequential Circuits The combinational circuit does not use any memory. Hence the previous state of input does not have any effect on the present state of the circuit. But sequential circuit has memory
More informationTesting Sequential Circuits
Testing Sequential Circuits 9/25/ Testing Sequential Circuits Test for Functionality Timing (components too slow, too fast, not synchronized) Parts: Combinational logic: faults: stuck /, delay Flip-flops:
More informationStudy of Pattern Area Reduction. with FinFET and SGT for LSI
Contemporary Engineering Sciences, Vol. 6, 2013, no. 4, 177-190 HIKRI Ltd, www.m-hikari.com Study of Pattern rea Reduction with FinFET and SGT for LSI Takahiro Kodama Japan Process Development Co., Ltd.
More informationUNIT III. Combinational Circuit- Block Diagram. Sequential Circuit- Block Diagram
UNIT III INTRODUCTION In combinational logic circuits, the outputs at any instant of time depend only on the input signals present at that time. For a change in input, the output occurs immediately. Combinational
More informationAn Introduction to VLSI (Very Large Scale Integrated) Circuit Design
An Introduction to VLSI (Very Large Scale Integrated) Circuit Design Presented at EE1001 Oct. 16th, 2018 By Hua Tang The first electronic computer (1946) 2 First Transistor (Bipolar) First transistor Bell
More informationDesign of a Low Power Four-Bit Binary Counter Using Enhancement Type Mosfet
Design of a Low Power Four-Bit Binary Counter Using Enhancement Type Mosfet Praween Sinha Department of Electronics & Communication Engineering Maharaja Agrasen Institute Of Technology, Rohini sector -22,
More informationTechnology Scaling Issues of an I DDQ Built-In Current Sensor
Technology Scaling Issues of an I DDQ Built-In Current Sensor Bin Xue, D. M. H. Walker Dept. of Computer Science Texas A&M University College Station TX 77843-3112 Tel: (979) 862-4387 Email: {binxue, walker}@cs.tamu.edu
More informationL12: Reconfigurable Logic Architectures
L12: Reconfigurable Logic Architectures Acknowledgements: Materials in this lecture are courtesy of the following sources and are used with permission. Frank Honore Prof. Randy Katz (Unified Microelectronics
More informationOptimization of memory based multiplication for LUT
Optimization of memory based multiplication for LUT V. Hari Krishna *, N.C Pant ** * Guru Nanak Institute of Technology, E.C.E Dept., Hyderabad, India ** Guru Nanak Institute of Technology, Prof & Head,
More information128 BIT CARRY SELECT ADDER USING BINARY TO EXCESS-ONE CONVERTER FOR DELAY REDUCTION AND AREA EFFICIENCY
128 BIT CARRY SELECT ADDER USING BINARY TO EXCESS-ONE CONVERTER FOR DELAY REDUCTION AND AREA EFFICIENCY 1 Mrs.K.K. Varalaxmi, M.Tech, Assoc. Professor, ECE Department, 1varuhello@Gmail.Com 2 Shaik Shamshad
More informationUNIT-3: SEQUENTIAL LOGIC CIRCUITS
UNIT-3: SEQUENTIAL LOGIC CIRCUITS STRUCTURE 3. Objectives 3. Introduction 3.2 Sequential Logic Circuits 3.2. NAND Latch 3.2.2 RS Flip-Flop 3.2.3 D Flip-Flop 3.2.4 JK Flip-Flop 3.2.5 Edge Triggered RS Flip-Flop
More information12-bit Wallace Tree Multiplier CMPEN 411 Final Report Matthew Poremba 5/1/2009
12-bit Wallace Tree Multiplier CMPEN 411 Final Report Matthew Poremba 5/1/2009 Project Overview This project was originally titled Fast Fourier Transform Unit, but due to space and time constraints, the
More informationMemory elements. Topics. Memory element terminology. Variations in memory elements. Clock terminology. Memory element parameters. clock.
Topics! Memory elements.! Basics of sequential machines. Memory elements! Stores a value as controlled by clock.! May have load signal, etc.! In CMOS, memory is created by:! capacitance (dynamic);! feedback
More informationCSE 352 Laboratory Assignment 3
CSE 352 Laboratory Assignment 3 Introduction to Registers The objective of this lab is to introduce you to edge-trigged D-type flip-flops as well as linear feedback shift registers. Chapter 3 of the Harris&Harris
More informationFuture of Analog Design and Upcoming Challenges in Nanometer CMOS
Future of Analog Design and Upcoming Challenges in Nanometer CMOS Greg Taylor VLSI Design 2010 Outline Introduction Logic processing trends Analog design trends Analog design challenge Approaches Conclusion
More informationOverview of All Pixel Circuits for Active Matrix Organic Light Emitting Diode (AMOLED)
Chapter 2 Overview of All Pixel Circuits for Active Matrix Organic Light Emitting Diode (AMOLED) ---------------------------------------------------------------------------------------------------------------
More informationPARALLEL PROCESSOR ARRAY FOR HIGH SPEED PATH PLANNING
PARALLEL PROCESSOR ARRAY FOR HIGH SPEED PATH PLANNING S.E. Kemeny, T.J. Shaw, R.H. Nixon, E.R. Fossum Jet Propulsion LaboratoryKalifornia Institute of Technology 4800 Oak Grove Dr., Pasadena, CA 91 109
More informationNH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS
NH 67, Karur Trichy Highways, Puliyur C.F, 639 114 Karur District DEPARTMENT OF ELETRONICS AND COMMUNICATION ENGINEERING COURSE NOTES SUBJECT: DIGITAL ELECTRONICS CLASS: II YEAR ECE SUBJECT CODE: EC2203
More informationAN EFFICIENT LOW POWER DESIGN FOR ASYNCHRONOUS DATA SAMPLING IN DOUBLE EDGE TRIGGERED FLIP-FLOPS
AN EFFICIENT LOW POWER DESIGN FOR ASYNCHRONOUS DATA SAMPLING IN DOUBLE EDGE TRIGGERED FLIP-FLOPS NINU ABRAHAM 1, VINOJ P.G 2 1 P.G Student [VLSI & ES], SCMS School of Engineering & Technology, Cochin,
More information