Block Diagram. RGB or YCbCr. pixin_vsync. pixin_hsync. pixin_val. pixin_rdy. clk
|
|
- Angela Joseph
- 6 years ago
- Views:
Transcription
1 Rev. 3. Synthesizable, technology dependent IP Core for FPGA, ASIC and SoC Fully programmable scale parameters Fully programmable RGB channel widths allow support for any RGB format (or greyscale if only one channel is used) Features a 5x5-tap polyphase filter the x and y dimensions with unique phases Fully programmable filter coefficients to suit the desired application Example general purpose 'Lanczos' filter coefficients shipped with the design. Different coefficient sets available on request Output rate is x pixel per clock for scalg factors > Generates one scaled output frame for every put frame No frame buffer required Supports 5MHz+ operation on basic FPGA devices pix_rdy Studio quality dynamic real-time video scalg Conversion of all standard and custom video resolutions such as HD7P to HD8P, to VGA etc. Support for the latest generation video formats with resolutions of 4K and above scalg for flat panel displays, portable devices, video consoles, video format converters, set-top boxes, digital TV etc. Picture--Picture (PiP) applications Generic Parameters Generic name Type Valid range dw RGB channel width teger le_width Width of lestores pixels teger 4 < pixels < log_le_width Log of lestore width teger log(le_width) 5-TAP POLYPHASE FILTER COEFFICENT ROM COEFFICENT ROM HORIZONTAL SCALER VERTICAL SCALER 4 4 Figure : scaler architecture P name I/O Active state Synchronous clock risg edge reset Asynchronous reset low scale_pitch_x [3:] / (x scale factor) Specified as an unsigned number [4 ] format scale_pitch_y [3:] / (y scale factor) Specified as an unsigned number [4 ] format put_ppl [5:] Number of pixels per le the source put frame -bit number) put_lpf [5:] Number of les per frame the source put frame -bit number) output_ppl [5:] Number of pixels per le the scaled output frame -bit number) output_lpf [5:] Number of les per frame the scaled output frame -bit number) Xilx 7-series used as a benchmark Copyright TAP POLYPHASE FILTER P-out Applications pix_val output_ppl pix_hsync put_lpf Fully pipeled architecture with simple flow control put_ppl pixout scale_pitch_y Supports all video resolutions up to x pixels dw*3 pix_vsync tap le_width dw*3 pix RGB or YCbCr tap log_le_width 4-bit accumulator with 4-bit scale-pitch LINE BUFFER PIXEL BUFFER RGB or YCbCr Versatile RGB (or YCbCr 444) video scaler capable of scalg up or down by any factor tap Supplied as human readable VHDL (or Verilog) source code tap reset scale_pitch_x Block Diagram output_lpf Key Design Features Page of 5
2 Rev. 3. P-out cont... P name I/O Active state pix [dw*3 - :] RGB pixel pix_vsync Vertical sync (Cocident with first pixel of put frame) pix_hsync Horizontal sync (Cocident with first pixel of put le) pix_val Input pixel valid pix_rdy out Ready to accept put pixel (Handshake signal) pixout [dw*3 - :] out RGB pixel out out Vertical sync out (Cocident with first pixel of output frame) out Horizontal sync out (Cocident with first pixel of output le) out Output pixel valid Ready to accept output pixel (Handshake signal) In addition the user must also specify the exact resolution of the source put frame and the scaled output frame usg the parameters: put_ppl, put_lpf, output_ppl and output_lpf. The followg tables give a list of generic parameters required for the conversion of some example video formats. SCALE UP IN OUT Pitch Pitch I/P X Y I/P VGA 4x48 8x x 4x x78 HD8 9x S 8x4 K 48x Pitch Pitch I/P X Y I/P SCALE DOWN IN OUT General The IP Core is a studio quality video scaler capable of generatg terpolated output images from x up to x pixels resolution. The architecture permits seamless scalg (either up or down) dependg on the chosen scale factor. Internally, the scaler uses a 4-bit accumulator and a bank of polyphase FIR filters with phases or terpolation pots. All filter coefficients are programmable, allowg the user to defe a wide range of filter characteristics. Pixels flow to and out of the video scaler accordance with a simple valid-ready streamg protocol. Pixels are transferred to the scaler on a risg clock-edge when pix_val and pix_rdy are both active. Likewise, pixels are transferred out of the scaler on a risg clock-edge when and are both active. As such, the pipele protocol allows both put and output terfaces to be stalled dependently. The scaler is partitioned to a horizontal scalg module series with a vertical scalg module as shown by Figure. Scale pitch, pixels per le and les per frame The output resolution of the scaled output image is controlled by the generic parameters scale_pitch_x, scale_pitch_y, put_ppl, put_lpf, output_ppl and output_lpf. The scale pitch may be calculated usg the followg formula: pitch = ( As an example, consider the scalg of VGA format video (4x48) to format video (4x78). In this case the scale pitch the x and y dimensions would be.5. As the value must be specified as a.bit number the actual scale pitch must be multiplied by givg the value '5'. 8x VGA 4x x78 8x HD8 9x8 4x K 48x8 S 8x Flow control Pixels flow and out of the video scaler accordance with the validready pipele protocol. The scalg operation occurs on a le-by-le basis with the signal pix_hsync specifyg the start of a new le and pix_vsync specifyg the start of a new frame. All pixels to the scaler (cludg pix_vsync and pix_hsync) must be qualified by the pix_val signal asserted, otherwise changes to the put signals will be ignored. Note that the first pixel of a new frame is accompanied by a valid vsync and hsync. The first pixel a new le is accompanied by hsync only. On receipt of the first vsync, the scalg operation begs and output pixels are generated accordance with the chosen scale parameters. Generally, for scale-down (decimation) operations, the put terface will not stall. Conversely, for scale-up (terpolation) the number of output pixels will be greater than the number of put pixels. This will result the occasional stallg of the put due to the change ratio. Input resolution ) Output resolution Copyright 7 See Zipcores application note: app_note_zc.pdf for more examples of how to use the valid-ready pipele/streamg protocol Page of 5
3 Rev. 3. Loadg of scale parameters Functional Timg The scale parameters are fully programmable and allow the put video to be scaled differently on a frame-by-frame basis. With careful design, the architecture also permits different video sources to be multiplexed to the same scaler with different scalg parameters. Figure 4 shows the signallg at the put to the scaler at the start of a new frame. The first le of a new frame begs with pix_vsync and pix_hsync asserted together with the first pixel. Note that the signals pix, pix_vsync and pix_hsync are only valid if pix_val is also asserted. In addition, the diagram shows what happens when pix_rdy is de-asserted. In this case, the pipele is stalled and the upstream terface must hold-off before further pixels are processed. Parameters are updated contuously on every risg clock edge and must rema stable durg the scalg operation. When programmg new scale parameters (e.g. due to a change of video mode) it is necessary to assert the system reset signal for at least one clock cycle to avoid any possible corruption the output video. This is often convenient to do durg the vertical blankg period of an put video frame when there are no active pixels. After reset the scaler will lock to the next clean put frame before the scalg operation contues. Pipele stall pix Pixel Pixel Pixel Pixel 3 Pixel 4 pix_vsync Scalg algorithm pix_hsync The scaler uses a 5-tap polyphase filter with phases both the x and y dimensions. By default, both the x and y filter kernels use a coefficient set sampled from the Lanczos function (Figure ). pix_val pix_rdy Start of new frame. Figure 4: First le of a new put frame - also showg pipele stall - - tap tap Figure : Lanczos wdowed-sc function - filter tap positiong Figure 5 shows the signallg at the output of the scaler. The output uses exactly the same protocol as the put. Each new output le begs with and asserted. In this particular example, it shows de-asserted for clock-cycle, which case, the output pixel should be ignored. Remember that transfers at a valid-ready terface are only permitted when valid and ready are both simultaneously. Pixel valid - ignore Figure 3, below shows how the phase changes relative to the pixel taps durg the scalg operation. Dependg on the fractional part of the accumulator, different weights are given to the pixel taps when generatg the terpolated output pixels. pixout Pixel Pixel Pixel Pixel 3 Pixel 4 Phase function position. Phase 5 function position Phase function position... - tap Start of new output frame tap Figure 5: First le of a new output frame also showg valid output pixel Figure 3: The -phases of the 5-tap filter Different filter kernels can generate slightly different results. Example scripts are provided to generate: Lanczos, Lanczos3, Hammg and Kaiser coefficient sets. Alternatively, the user may choose to generate their own coefficient sets3. 3 See Zipcores application note: app_note_zc3.pdf for examples of how to generate different coefficient sets Copyright 7 Page 3 of 5
4 Rev. 3. The file video_.txt follows a simple format which defes the state of signals: pix_val, pix_vsync, pix_hsync and pix on a clock-by-clock basis. An example file might be the followg: Source File All source files are provided as text files coded VHDL. The followg table gives a brief description of each file. Source file video_.txt Text-based source video file video_file_reader.vhd Reads text-based source video file pipele_reg.vhd Pipeled register element pipele_shovel.vhd Pipeled 'shovel' register ram_dp_w_r.vhd Dual port RAM component fifo_sync.vhd Synchronous FIFO x_buffer.vhd Pixel put buffer/shift register x_filter_pack.vhd Package contag x-filter coefficients x_filter_polyphase.vhd Horizontal scaler output pixel filter x_scaler.vhd Horizontal scaler component y_buffer.vhd Le buffer y_filter_pack.vhd Package contag y-filter coefficients y_filter_polyphase.vhd Vertical scaler output pixel filter y_scaler.vhd Vertical scaler component xy_reg.vhd scaler put registers scaler top-level component xy_scaler_bench.vhd Top-level test bench # pixel le (start of frame) # pixel # don't care! # pixel # pixel le etc.. In this example, the first le of of the video_.txt file asserts the put signals pix_val =, pix_vsync =, pix_hsync = and pix = x. The simulation must be run for at least ms durg which time an output text file called video_out.txt will be generated. This file contas a sequential list of 4-bit output pixels the same format as video_.txt. The example provided scales a 78x57 source test pattern by a factor of.833 the x and y dimensions to give a VGA output image of 4x48 pixels. Figure shows the resultg image from the test. Functional Testg An example VHDL testbench is provided for use a suitable VHDL simulator. The compilation order of the source code is as follows: video_file_reader.vhd pipele_reg.vhd pipele_shovel.vhd ram_dp_w_r.vhd fifo_sync.vhd x_buffer.vhd x_filter_pack.vhd x_filter_polyphase.vhd x_scaler.vhd y_buffer.vhd y_filter_pack.vhd y_filter_polyphase.vhd y_scaler.vhd xy_reg.vhd xy_scaler_bench.vhd Figure : Output frame from the hardware simulation example (Scale-down of 78x57 to 4x48) Performance The Digital Scaler was tested with a large number of scale factors to verify correct operation and to observe the quality of the output video. The true defition and quality is difficult to show with the limitations of this document, however, example images can be provided on request. The VHDL testbench stantiates the component and the user may modify the generic parameters order to generate the desired scaled output image. The source video for the simulation is generated by the video file-reader component. This component reads a text-based file which contas the RGB pixel. The text file is called video_.txt and should be placed the top-level simulation directory. Copyright 7 The video scaler was also verified usg the Zipcores ZIP-HDV- development board featurg a Xilx Spartan FPGA. The photo Figure 7 demonstrates the scale down of a PAL source image to a small custom video wdow of 5x4 pixels on an S (8x4) background. Page 4 of 5
5 Rev. 3. XILINX 7-SERIES FPGAS Resource type Artix-7 Ktex-7 Virtex-7 Slice Register Slice LUTs Block RAM DSP Occupied Slices Clock freq. (approx) MHz 5 MHz 35 MHz Revision History Revision Change description Date. Initial revision 5//9. Mor changes to the video_.txt and video_out.txt file formats 3//9. Moved scale parameters from generics to ports /3/9.3 Added extra items to key features //9.4 Updated synthesis results 5//9. Added scalg formula Updated source file descriptions to clude shovels. Updated synthesis results 7//.7 Improved block diagram and pout descriptions 4/8/.8 Updated synthesis results le with source 8/5/ code changes. Major revision. Simplified loadg of scale /5/3 parameters. Modified architecture to support one frame out for one frame. Moved to -bit scale parameters to support resolutions up to x /8/4. Changed y-scaler to use full 5-le (5-tap) filter. Updated synthesis results for Xilx 7-series. /8/5 3. Major revision. Modified design to support any RGB channel width e.g. RGB 8:8:8, RGB:: etc. 3//7 Figure 7: Scaler demo lab setup (Generation of a small 5x4 video wdow on S background) Synthesis The files required for synthesis and the design hierarchy is shown below: xy_reg.vhd pipele_reg.vhd x_scaler.vhd pipele_shovel.vhd x_buffer.vhd x_filter_polyphase.vhd pipele_reg.vhd y_scaler.vhd pipele_shovel.vhd y_buffer.vhd ram_dp_w_r.vhd fifo_sync.vhd pipele_reg.vhd y_filter_polyphase.vhd pipele_reg.vhd The VHDL core is designed to be technology dependent. However, as a benchmark, synthesis results have been provided for the Xilx 7-series FPGAs. Synthesis results for other FPGAs and technologies can be provided on request. Fixg the scale parameters at the scaler put will result the most optimum scaler design. In addition, the speed of the design may be improved by tyg the signal low. This may be possible if the designer knows that the pipele downstream of the scaler will always be able to accept output pixels. Careful attention must be made to the width of the le stores as this will effect the amount of RAM resource used the design. For sgle channel (greyscale) operation then the user may use only one of the RGB channels and tie the other channel puts to zero. This will result further resource savgs with the other channels optimized away durg synthesis. Trial synthesis results are shown with the generic parameters set to: dw = 8, le_width = 4 and log_le_width =. Resource usage is specified after place and route of the design. Copyright 7 Page 5 of 5
VID_OVERLAY. Digital Video Overlay Module Rev Key Design Features. Block Diagram. Applications. Pin-out Description
Key Design Features Block Diagram Synthesizable, technology independent VHDL IP Core Video overlays on 24-bit RGB or YCbCr 4:4:4 video Supports all video resolutions up to 2 16 x 2 16 pixels Supports any
More informationBlock Diagram. dw*3 pixin (RGB) pixin_vsync pixin_hsync pixin_val pixin_rdy. clk_a. clk_b. h_s, h_bp, h_fp, h_disp, h_line
Key Design Features Block Diagram Synthesizable, technology independent IP Core for FPGA, ASIC and SoC reset underflow Supplied as human readable VHDL (or Verilog) source code Simple FIFO input interface
More informationBlock Diagram. pixin. pixin_field. pixin_vsync. pixin_hsync. pixin_val. pixin_rdy. pixels_per_line. lines_per_field. pixels_per_line [11:0]
Rev 13 Key Design Features Block Diagram Synthesizable, technology independent IP Core for FPGA and ASIC Supplied as human readable VHDL (or Verilog) source code reset deint_mode 24-bit RGB video support
More informationBlock Diagram. 16/24/32 etc. pixin pixin_sof pixin_val. Supports 300 MHz+ operation on basic FPGA devices 2 Memory Read/Write Arbiter SYSTEM SIGNALS
Key Design Features Block Diagram Synthesizable, technology independent IP Core for FPGA, ASIC or SoC Supplied as human readable VHDL (or Verilog) source code Output supports full flow control permitting
More informationBlock Diagram. deint_mode. line_width. log2_line_width. field_polarity. mem_start_addr0. mem_start_addr1. mem_burst_size.
Key Design Features Block Diagram Synthesizable, technology independent IP Core for FPGA, ASIC and SoC Supplied as human readable VHDL (or Verilog) source code pixin_ pixin_val pixin_vsync pixin_ pixin
More informationFPGA Laboratory Assignment 4. Due Date: 06/11/2012
FPGA Laboratory Assignment 4 Due Date: 06/11/2012 Aim The purpose of this lab is to help you understanding the fundamentals of designing and testing memory-based processing systems. In this lab, you will
More informationSpartan-II Development System
2002-May-4 Introduction Dünner Kirchweg 77 32257 Bünde Germany www.trenz-electronic.de The Spartan-II Development System is designed to provide a simple yet powerful platform for FPGA development, which
More informationDesign and Implementation of an AHB VGA Peripheral
Design and Implementation of an AHB VGA Peripheral 1 Module Overview Learn about VGA interface; Design and implement an AHB VGA peripheral; Program the peripheral using assembly; Lab Demonstration. System
More informationMassachusetts Institute of Technology Department of Electrical Engineering and Computer Science Introductory Digital Systems Laboratory
Problem Set Issued: March 3, 2006 Problem Set Due: March 15, 2006 Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.111 Introductory Digital Systems Laboratory
More informationVIDEO 2D SCALER. User Guide. 10/2014 Capital Microelectronics, Inc. China
VIDEO 2D SCALER User Guide 10/2014 Capital Microelectronics, Inc. China Contents Contents... 2 1 Introduction... 3 2 Function Description... 4 2.1 Overview... 4 2.2 Function... 7 2.3 I/O Description...
More informationLab # 9 VGA Controller
Lab # 9 VGA Controller Introduction VGA Controller is used to control a monitor (PC monitor) and has a simple protocol as we will see in this lab. Kit parts for this lab 1 A closer look VGA Basics The
More informationMassachusetts Institute of Technology Department of Electrical Engineering and Computer Science Introductory Digital Systems Laboratory
Problem Set Issued: March 2, 2007 Problem Set Due: March 14, 2007 Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.111 Introductory Digital Systems Laboratory
More informationUG0651 User Guide. Scaler. February2018
UG0651 User Guide Scaler February2018 Contents 1 Revision History... 1 1.1 Revision 5.0... 1 1.2 Revision 4.0... 1 1.3 Revision 3.0... 1 1.4 Revision 2.0... 1 1.5 Revision 1.0... 1 2 Introduction... 2
More informationSerial FIR Filter. A Brief Study in DSP. ECE448 Spring 2011 Tuesday Section 15 points 3/8/2011 GEORGE MASON UNIVERSITY.
GEORGE MASON UNIVERSITY Serial FIR Filter A Brief Study in DSP ECE448 Spring 2011 Tuesday Section 15 points 3/8/2011 Instructions: Zip all your deliverables into an archive .zip and submit it
More information2D Scaler IP Core User s Guide
2D Scaler IP Core User s Guide August 2013 IPUG88_01.2 Table of Contents Chapter 1. Introduction... 4 Quick Facts... 4 Features... 4 Release Information... 5 Chapter 2. Functional Description... 6 Key
More informationLogiCORE IP Video Timing Controller v3.0
LogiCORE IP Video Timing Controller v3.0 Product Guide Table of Contents Chapter 1: Overview Standards Compliance....................................................... 6 Feature Summary............................................................
More informationVHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress
VHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress Nor Zaidi Haron Ayer Keroh +606-5552086 zaidi@utem.edu.my Masrullizam Mat Ibrahim Ayer Keroh +606-5552081 masrullizam@utem.edu.my
More informationTesting Results for a Video Poker System on a Chip
Testing Results for a Video Poker System on a Chip Preston Thomson and Travis Johnson Introduction- This report examines the results of a system on a chip SoC video poker system. The report will begin
More informationDesign and implementation (in VHDL) of a VGA Display and Light Sensor to run on the Nexys4DDR board Report and Signoff due Week 6 (October 4)
ECE 574: Modeling and synthesis of digital systems using Verilog and VHDL Fall Semester 2017 Design and implementation (in VHDL) of a VGA Display and Light Sensor to run on the Nexys4DDR board Report and
More informationOL_H264e HDTV H.264/AVC Baseline Video Encoder Rev 1.0. General Description. Applications. Features
OL_H264e HDTV H.264/AVC Baseline Video Encoder Rev 1.0 General Description Applications Features The OL_H264e core is a hardware implementation of the H.264 baseline video compression algorithm. The core
More informationDesign and Implementation of SOC VGA Controller Using Spartan-3E FPGA
Design and Implementation of SOC VGA Controller Using Spartan-3E FPGA 1 ARJUNA RAO UDATHA, 2 B.SUDHAKARA RAO, 3 SUDHAKAR.B. 1 Dept of ECE, PG Scholar, 2 Dept of ECE, Associate Professor, 3 Electronics,
More informationSingle Channel LVDS Tx
April 2013 Introduction Reference esign R1162 Low Voltage ifferential Signaling (LVS) is an electrical signaling system that can run at very high speeds over inexpensive twisted-pair copper cables. It
More informationDigital Blocks Semiconductor IP
Digital Blocks Semiconductor IP DB3 CCIR 656 Encoder General Description The Digital Blocks DB3 CCIR 656 Encoder IP Core encodes 4:2:2 Y CbCr component digital video with synchronization signals to conform
More informationUpgrading a FIR Compiler v3.1.x Design to v3.2.x
Upgrading a FIR Compiler v3.1.x Design to v3.2.x May 2005, ver. 1.0 Application Note 387 Introduction This application note is intended for designers who have an FPGA design that uses the Altera FIR Compiler
More informationFigure 1: Feature Vector Sequence Generator block diagram.
1 Introduction Figure 1: Feature Vector Sequence Generator block diagram. We propose designing a simple isolated word speech recognition system in Verilog. Our design is naturally divided into two modules.
More informationPolar Decoder PD-MS 1.1
Product Brief Polar Decoder PD-MS 1.1 Main Features Implements multi-stage polar successive cancellation decoder Supports multi-stage successive cancellation decoding for 16, 64, 256, 1024, 4096 and 16384
More informationInside Digital Design Accompany Lab Manual
1 Inside Digital Design, Accompany Lab Manual Inside Digital Design Accompany Lab Manual Simulation Prototyping Synthesis and Post Synthesis Name- Roll Number- Total/Obtained Marks- Instructor Signature-
More informationLogiCORE IP Video Timing Controller v3.0
LogiCORE IP Video Timing Controller v3.0 DS857 June 22, 2011 Introduction The Xilinx Video Timing Controller LogiCORE IP is a general purpose video timing generator and detector. The input side of this
More informationTutorial 11 ChipscopePro, ISE 10.1 and Xilinx Simulator on the Digilent Spartan-3E board
Tutorial 11 ChipscopePro, ISE 10.1 and Xilinx Simulator on the Digilent Spartan-3E board Introduction This lab will be an introduction on how to use ChipScope for the verification of the designs done on
More informationLogiCORE IP AXI Video Direct Memory Access v5.01.a
LogiCORE IP AXI Video Direct Memory Access v5.01.a Product Guide Table of Contents Chapter 1: Overview Feature Summary.................................................................. 9 Applications.....................................................................
More informationLogiCORE IP Spartan-6 FPGA Triple-Rate SDI v1.0
LogiCORE IP Spartan-6 FPGA Triple-Rate SDI v1.0 DS849 June 22, 2011 Introduction The LogiCORE IP Spartan -6 FPGA Triple-Rate SDI interface solution provides receiver and transmitter interfaces for the
More informationEEM Digital Systems II
ANADOLU UNIVERSITY DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EEM 334 - Digital Systems II LAB 3 FPGA HARDWARE IMPLEMENTATION Purpose In the first experiment, four bit adder design was prepared
More informationDigital Blocks Semiconductor IP
Digital Blocks Semiconductor IP DB1825 Color Space Converter & Chroma Resampler General Description The Digital Blocks DB1825 Color Space Converter & Chroma Resampler Verilog IP Core transforms 4:4:4 sampled
More informationDynamically Reconfigurable FIR Filter Architectures with Fast Reconfiguration
Dynamically Reconfigurable FIR Filter Architectures with Fast Reconfiguration Martin Kumm, Konrad Möller and Peter Zipf University of Kassel, Germany FIR FILTER Fundamental component in digital signal
More informationT1 Deframer. LogiCORE Facts. Features. Applications. General Description. Core Specifics
November 10, 2000 Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 E-mail: support@xilinx.com URL: www.xilinx.com/ipcenter Features Supports T1-D4 and T1-ESF
More informationVideo and Image Processing Suite
Video and Image Processing Suite August 2007, Version 7.1 Errata Sheet This document addresses known errata and documentation issues for the MegaCore functions in the Video and Image Processing Suite,
More informationEE178 Spring 2018 Lecture Module 5. Eric Crabill
EE178 Spring 2018 Lecture Module 5 Eric Crabill Goals Considerations for synchronizing signals Clocks Resets Considerations for asynchronous inputs Methods for crossing clock domains Clocks The academic
More informationViterbi Decoder User Guide
V 1.0.0, Jan. 16, 2012 Convolutional codes are widely adopted in wireless communication systems for forward error correction. Creonic offers you an open source Viterbi decoder with AXI4-Stream interface,
More informationLogiCORE IP Video Scaler v5.0
LogiCORE IP Video Scaler v. Product Guide PG October, Table of Contents Chapter : Overview Standards Compliance....................................................... Feature Summary............................................................
More informationRadar Signal Processing Final Report Spring Semester 2017
Radar Signal Processing Final Report Spring Semester 2017 Full report report by Brian Larson Other team members, Grad Students: Mohit Kumar, Shashank Joshil Department of Electrical and Computer Engineering
More informationWeek 5 Dr. David Ward Hybrid Embedded Systems
Week 5 Dr. David Ward Hybrid Embedded Systems Today s Agenda Discuss Homework and Labs HW #2 due September 24 (this Friday by midnight) Don t start Lab # 5 until next week Work on HW #2 in today s lab
More informationDesign & Simulation of 128x Interpolator Filter
Design & Simulation of 128x Interpolator Filter Rahul Sinha 1, Sonika 2 1 Dept. of Electronics & Telecommunication, CSIT, DURG, CG, INDIA rsinha.vlsieng@gmail.com 2 Dept. of Information Technology, CSIT,
More informationECE532 Digital System Design Title: Stereoscopic Depth Detection Using Two Cameras. Final Design Report
ECE532 Digital System Design Title: Stereoscopic Depth Detection Using Two Cameras Group #4 Prof: Chow, Paul Student 1: Robert An Student 2: Kai Chun Chou Student 3: Mark Sikora April 10 th, 2015 Final
More informationLFSRs as Functional Blocks in Wireless Applications Author: Stephen Lim and Andy Miller
XAPP22 (v.) January, 2 R Application Note: Virtex Series, Virtex-II Series and Spartan-II family LFSRs as Functional Blocks in Wireless Applications Author: Stephen Lim and Andy Miller Summary Linear Feedback
More informationA Novel Macroblock-Level Filtering Upsampling Architecture for H.264/AVC Scalable Extension
05-Silva-AF:05-Silva-AF 8/19/11 6:18 AM Page 43 A Novel Macroblock-Level Filtering Upsampling Architecture for H.264/AVC Scalable Extension T. L. da Silva 1, L. A. S. Cruz 2, and L. V. Agostini 3 1 Telecommunications
More informationModeling Latches and Flip-flops
Lab Workbook Introduction Sequential circuits are digital circuits in which the output depends not only on the present input (like combinatorial circuits), but also on the past sequence of inputs. In effect,
More informationLab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts)
Nate Pihlstrom, npihlstr@uccs.edu Lab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts) Objective The objective of lab assignments 5 through 9 are to systematically design and implement
More information3. Sequential Logic 1
Chapter 3: Sequential Logic 1 3. Sequential Logic 1 Time is the substance from which I am made. Time is a river which carries me along, but I am the river; it is a tiger that devours me, but I am the tiger;
More informationGraduate Institute of Electronics Engineering, NTU Digital Video Recorder
Digital Video Recorder Advisor: Prof. Andy Wu 2004/12/16 Thursday ACCESS IC LAB Specification System Architecture Outline P2 Function: Specification Record NTSC composite video Video compression/processing
More informationChapter 3: Sequential Logic
Elements of Computg Systems, Nisan & Schocken, MIT Press, 2005 www.idc.ac.il/tecs Chapter 3: Sequential Logic Usage and Copyright Notice: Copyright 2005 Noam Nisan and Shimon Schocken This presentation
More informationReconfigurable Architectures. Greg Stitt ECE Department University of Florida
Reconfigurable Architectures Greg Stitt ECE Department University of Florida How can hardware be reconfigurable? Problem: Can t change fabricated chip ASICs are fixed Solution: Create components that can
More informationEE178 Lecture Module 4. Eric Crabill SJSU / Xilinx Fall 2005
EE178 Lecture Module 4 Eric Crabill SJSU / Xilinx Fall 2005 Lecture #9 Agenda Considerations for synchronizing signals. Clocks. Resets. Considerations for asynchronous inputs. Methods for crossing clock
More informationL11/12: Reconfigurable Logic Architectures
L11/12: Reconfigurable Logic Architectures Acknowledgements: Materials in this lecture are courtesy of the following people and used with permission. - Randy H. Katz (University of California, Berkeley,
More informationECT 224: Digital Computer Fundamentals Digital Circuit Simulation & Timing Analysis
ECT 224: Digital Computer Fundamentals Digital Circuit Simulation & Timing Analysis 1) Start the Xilinx ISE application, open Start All Programs Xilinx ISE 9.1i Project Navigator or use the shortcut on
More informationFPGA Implementation of DA Algritm for Fir Filter
International Journal of Computational Engineering Research Vol, 03 Issue, 8 FPGA Implementation of DA Algritm for Fir Filter 1, Solmanraju Putta, 2, J Kishore, 3, P. Suresh 1, M.Tech student,assoc. Prof.,Professor
More informationOF AN ADVANCED LUT METHODOLOGY BASED FIR FILTER DESIGN PROCESS
IMPLEMENTATION OF AN ADVANCED LUT METHODOLOGY BASED FIR FILTER DESIGN PROCESS 1 G. Sowmya Bala 2 A. Rama Krishna 1 PG student, Dept. of ECM. K.L.University, Vaddeswaram, A.P, India, 2 Assistant Professor,
More informationMain Design Project. The Counter. Introduction. Macros. Procedure
Main Design Project Introduction In order to gain some experience with using macros we will exploit some of the features of our boards to construct a counter that will count from 0 to 59 with the counts
More informationLogiCORE IP CIC Compiler v2.0
DS613 March 1, 2011 Introduction The Xilinx LogiCORE IP CIC Compiler core provides the ability to design and implement Cascaded Integrator-Comb (CIC) filters. Features Drop-in module for Virtex -7 and
More informationDT3162. Ideal Applications Machine Vision Medical Imaging/Diagnostics Scientific Imaging
Compatible Windows Software GLOBAL LAB Image/2 DT Vision Foundry DT3162 Variable-Scan Monochrome Frame Grabber for the PCI Bus Key Features High-speed acquisition up to 40 MHz pixel acquire rate allows
More informationDesign and analysis of microcontroller system using AMBA- Lite bus
Design and analysis of microcontroller system using AMBA- Lite bus Wang Hang Suan 1,*, and Asral Bahari Jambek 1 1 School of Microelectronic Engineering, Universiti Malaysia Perlis, Perlis, Malaysia Abstract.
More informationL12: Reconfigurable Logic Architectures
L12: Reconfigurable Logic Architectures Acknowledgements: Materials in this lecture are courtesy of the following sources and are used with permission. Frank Honore Prof. Randy Katz (Unified Microelectronics
More informationEfficient implementation of a spectrum scanner on a software-defined radio platform
Efficient implementation of a spectrum scanner on a software-defined radio platform François Quitin, Riccardo Pace Université libre de Bruxelles (ULB), Belgium 1 Context and objectives Regulators need
More informationDigilent Nexys-3 Cellular RAM Controller Reference Design Overview
Digilent Nexys-3 Cellular RAM Controller Reference Design Overview General Overview This document describes a reference design of the Cellular RAM (or PSRAM Pseudo Static RAM) controller for the Digilent
More informationT-COR-11 FPGA IP CORE FOR TRACKING OBJECTS IN VIDEO STREAM IMAGES Programmer manual
T-COR-11 FPGA IP CORE FOR TRACKING OBJECTS IN VIDEO STREAM IMAGES Programmer manual IP core version: 1.1 Date: 28.09.2015 CONTENTS INTRODUCTION... 3 CORE VERSIONS... 3 BASIC CHARACTERISTICS... 3 DESCRIPTION
More informationCHAPTER 6 DESIGN OF HIGH SPEED COUNTER USING PIPELINING
149 CHAPTER 6 DESIGN OF HIGH SPEED COUNTER USING PIPELINING 6.1 INTRODUCTION Counters act as important building blocks of fast arithmetic circuits used for frequency division, shifting operation, digital
More informationVideo and Image Processing Suite User Guide
Video and Image Processing Suite User Guide Updated for Intel Quartus Prime Design Suite: 17.1 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Video and Image Processing
More informationReconfigurable FPGA Implementation of FIR Filter using Modified DA Method
Reconfigurable FPGA Implementation of FIR Filter using Modified DA Method M. Backia Lakshmi 1, D. Sellathambi 2 1 PG Student, Department of Electronics and Communication Engineering, Parisutham Institute
More informationA Fast Constant Coefficient Multiplier for the XC6200
A Fast Constant Coefficient Multiplier for the XC6200 Tom Kean, Bernie New and Bob Slous Xilinx Inc. Abstract. We discuss the design of a high performance constant coefficient multiplier on the Xilinx
More informationDigital Blocks Semiconductor IP
Digital Blocks Semiconductor IP General Description The Digital Blocks IP Core decodes an ITU-R BT.656 digital video uncompressed NTSC 720x486 (525/60 Video System) and PAL 720x576 (625/50 Video System)
More informationOL_H264MCLD Multi-Channel HDTV H.264/AVC Limited Baseline Video Decoder V1.0. General Description. Applications. Features
OL_H264MCLD Multi-Channel HDTV H.264/AVC Limited Baseline Video Decoder V1.0 General Description Applications Features The OL_H264MCLD core is a hardware implementation of the H.264 baseline video compression
More informationModeling Latches and Flip-flops
Lab Workbook Introduction Sequential circuits are the digital circuits in which the output depends not only on the present input (like combinatorial circuits), but also on the past sequence of inputs.
More informationECSE-323 Digital System Design. Datapath/Controller Lecture #1
1 ECSE-323 Digital System Design Datapath/Controller Lecture #1 2 Synchronous Digital Systems are often designed in a modular hierarchical fashion. The system consists of modular subsystems, each of which
More informationIP-DDC4i. Four Independent Channels Digital Down Conversion Core for FPGA FEATURES. Description APPLICATIONS HARDWARE SUPPORT DELIVERABLES
Four Independent Channels Digital Down Conversion Core for FPGA v1.2 FEATURES Four independent channels, 24 bit DDC Four 16 bit inputs @ Max 250 MSPS Tuning resolution up to 0.0582 Hz SFDR >115 db for
More informationSparkFun Camera Manual. P/N: Sense-CCAM
SparkFun Camera Manual P/N: Sense-CCAM Revision 0.1b, Aug 14, 2006 Overview The Spark Fun SENSE-CCAM camera is a 640x480 [vga resolution] camera with an 8 bit digital interface. The camera is based on
More informationMemory Interfaces Data Capture Using Direct Clocking Technique Author: Maria George
Application Note: Virtex-4 Family R XAPP701 (v1.4) October 2, 2006 Memory Interfaces Data Capture Using Direct Clocking Technique Author: Maria George Summary This application note describes the direct-clocking
More informationEECS 578 SVA mini-project Assigned: 10/08/15 Due: 10/27/15
EECS578 Prof. Bertacco Fall 2015 EECS 578 SVA mini-project Assigned: 10/08/15 Due: 10/27/15 1. Overview This project focuses on designing a test plan and a set of test programs for a digital reverberation
More informationA CONTROL MECHANISM TO THE ANYWHERE PIXEL ROUTER
University of Kentucky UKnowledge University of Kentucky Master's Theses Graduate School 2007 A CONTROL MECHANISM TO THE ANYWHERE PIXEL ROUTER Subhasri Krishnan University of Kentucky, skris0@engr.uky.edu
More informationEN2911X: Reconfigurable Computing Topic 01: Programmable Logic. Prof. Sherief Reda School of Engineering, Brown University Fall 2014
EN2911X: Reconfigurable Computing Topic 01: Programmable Logic Prof. Sherief Reda School of Engineering, Brown University Fall 2014 1 Contents 1. Architecture of modern FPGAs Programmable interconnect
More informationMain Design Project. The Counter. Introduction. Macros. Procedure
Main Design Project Introduction In order to gain some experience with using macros we will exploit some of the features of our boards to construct a counter that will count from 0 to 59 with the counts
More informationSingMai Electronics PT55. Advanced Composite Video Interface: Encoder IP Core. User Manual. Revision th November 2016
PT55 Advanced Composite Video Interface: Encoder IP Core User Manual Revision.8 11 th November 216 PT55 User Manual Revision.8 Page 1 of 32 Revisions Date Revisions Version 1-5-216 First Draft..1 28-5-216
More informationTSIU03: Lab 3 - VGA. Petter Källström, Mario Garrido. September 10, 2018
Petter Källström, Mario Garrido September 10, 2018 Abstract In the initialization of the DE2-115 (after you restart it), an image is copied into the SRAM memory. What you have to do in this lab is to read
More informationCommsonic. Satellite FEC Decoder CMS0077. Contact information
Satellite FEC Decoder CMS0077 Fully compliant with ETSI EN-302307-1 / -2. The IP core accepts demodulated digital IQ inputs and is designed to interface directly with the CMS0059 DVB-S2 / DVB-S2X Demodulator
More informationAuthentic Time Hardware Co-simulation of Edge Discovery for Video Processing System
Authentic Time Hardware Co-simulation of Edge Discovery for Video Processing System R. NARESH M. Tech Scholar, Dept. of ECE R. SHIVAJI Assistant Professor, Dept. of ECE PRAKASH J. PATIL Head of Dept.ECE,
More informationFPGA Hardware Resource Specific Optimal Design for FIR Filters
International Journal of Computer Engineering and Information Technology VOL. 8, NO. 11, November 2016, 203 207 Available online at: www.ijceit.org E-ISSN 2412-8856 (Online) FPGA Hardware Resource Specific
More information1. Synopsis: 2. Description of the Circuit:
Design of a Binary Number Lock (using schematic entry method) 1. Synopsis: This lab gives you more exercise in schematic entry, state machine design using the one-hot state method, further understanding
More informationUG0682 User Guide. Pattern Generator. February 2018
UG0682 User Guide Pattern Generator February 2018 Contents 1 Revision History... 1 1.1 Revision 2.0... 1 1.2 Revision 1.0... 1 2 Introduction... 2 3 Hardware Implementation... 3 3.1 Inputs and Outputs...
More informationLab 3: VGA Bouncing Ball I
CpE 487 Digital Design Lab Lab 3: VGA Bouncing Ball I 1. Introduction In this lab, we will program the FPGA on the Nexys2 board to display a bouncing ball on a 640 x 480 VGA monitor connected to the VGA
More informationKeywords Xilinx ISE, LUT, FIR System, SDR, Spectrum- Sensing, FPGA, Memory- optimization, A-OMS LUT.
An Advanced and Area Optimized L.U.T Design using A.P.C. and O.M.S K.Sreelakshmi, A.Srinivasa Rao Department of Electronics and Communication Engineering Nimra College of Engineering and Technology Krishna
More informationCyclone II EPC35. M4K = memory IOE = Input Output Elements PLL = Phase Locked Loop
FPGA Cyclone II EPC35 M4K = memory IOE = Input Output Elements PLL = Phase Locked Loop Cyclone II (LAB) Cyclone II Logic Element (LE) LAB = Logic Array Block = 16 LE s Logic Elements Another special packing
More informationDigital Blocks Semiconductor IP
Digital Blocks Semiconductor IP General Description The Digital Blocks core is a full function equivalent to the Motorola MC6845 device. The interfaces a microprocessor to a raster-scan CRT display. The
More informationMemory Efficient VLSI Architecture for QCIF to VGA Resolution Conversion
Memory Efficient VLSI Architecture for QCIF to VGA Resolution Conversion Asmar A Khan and Shahid Masud Department of Computer Science and Engineering Lahore University of Management Sciences Opp Sector-U,
More informationHD66840/HD LVIC/LVIC-II (LCD Video Interface Controller) Description. Features
HD6684/HD6684 LVIC/LVIC-II (LCD Video Interface Controller) Description The HD6684/HD6684 LCD video interface controller (LVIC/LVIC-II) converts standard RGB video signals for CRT display into LCD data.
More informationCAD for VLSI Design - I Lecture 38. V. Kamakoti and Shankar Balachandran
1 CAD for VLSI Design - I Lecture 38 V. Kamakoti and Shankar Balachandran 2 Overview Commercial FPGAs Architecture LookUp Table based Architectures Routing Architectures FPGA CAD flow revisited 3 Xilinx
More informationMarch 13, :36 vra80334_appe Sheet number 1 Page number 893 black. appendix. Commercial Devices
March 13, 2007 14:36 vra80334_appe Sheet number 1 Page number 893 black appendix E Commercial Devices In Chapter 3 we described the three main types of programmable logic devices (PLDs): simple PLDs, complex
More informationFast Fourier Transform v4.1
0 Fast Fourier v4.1 DS260 April 2, 2007 0 0 Introduction The Fast Fourier (FFT) is a computationally efficient algorithm for computing the Discrete Fourier (DFT). The FFT core uses the Cooley-Tukey algorithm
More informationFPGA Development for Radar, Radio-Astronomy and Communications
John-Philip Taylor Room 7.03, Department of Electrical Engineering, Menzies Building, University of Cape Town Cape Town, South Africa 7701 Tel: +27 82 354 6741 email: tyljoh010@myuct.ac.za Internet: http://www.uct.ac.za
More information2.6 Reset Design Strategy
2.6 Reset esign Strategy Many design issues must be considered before choosing a reset strategy for an ASIC design, such as whether to use synchronous or asynchronous resets, will every flipflop receive
More informationSpartan-II Development System
2002-May-4 Introduction Dünner Kirchweg 77 32257 Bünde Germany www.trenz-electronic.de The Spartan-II Development System is designed to provide a simple yet powerful platform for FPGA development, which
More informationDesign of a Binary Number Lock (using schematic entry method) 1. Synopsis: 2. Description of the Circuit:
Design of a Binary Number Lock (using schematic entry method) 1. Synopsis: This lab gives you more exercise in schematic entry, state machine design using the one-hot state method, further understanding
More informationLaboratory 4. Figure 1: Serdes Transceiver
Laboratory 4 The purpose of this laboratory exercise is to design a digital Serdes In the first part of the lab, you will design all the required subblocks for the digital Serdes and simulate them In part
More information