RF Feature Frequency bands: 315, 433, 470, 868 and FSK & GFSK Datarate: : 50K, 100K, 150K & 250Kbps (and below by divided) RF TX output power
|
|
- Lee White
- 6 years ago
- Views:
Transcription
1 A7108 RF Chip Sub 1GHz Transceiver
2 RF Feature Frequency bands: 315, 433, 470, 868 and FSK & GFSK Datarate: : 50K, 100K, 150K & 250Kbps (and below by divided) RF TX output power: up to 20dBm (315MHz) 10bps@sensitivity : -114dBm (433MHz) 100bps@sensitivity: -107dBm (433MHz) ADC function: RSSI, battery detector,external voltage and carrier detect Supply voltage 2.0 ~ 3.6V 64bytes separated s physical TX/RX FIFO buffer, FIFO extension function with up to 256 bytes FIFO Optional Manchester Data / FEC / CRC / data whitening (encryption) n) AFC (Auto Frequency Compensation) function, more crystal tolerance Data filtering function (CRC & carrier detect) WOR function No need external capacitor and inductor.
3 A7108 QFN Top View
4 RF Interface
5 3-wire Serial Interface Timing Chart
6 4-wire Serial Interface Timing Chart
7 SPI Format (1/3) Bit 7: R/W Bit[15:0]: Data bytes [0]: write data to control register [1]: read data from control register Bit[6:4]: Conmmand bits [000]: read/write control register [01x]: read/write ID code [10x]: read/write FIFO [110]: reset Tx/Rx FIFO pointer [111]: RF chip reset Bit[3:0]: Address of Control register
8 SPI Format (2/3) Bit[7:4] (A7~A4): state strobe command [0001]: strobe command to set IC operation state Bit[3:0] (A3~A0): State bits
9 SPI Format (3/3)
10 Packet Format Preamble ID code Payload (CRC) 1/2/3/4 bytes 2/4/6/8 bytes Data whitening(optional) FEC encoded/decoded(optional) CRC -16 calculation(optional) Max. 256 bytes 2 bytes
11 Control Register Access Type SCS Read/Write register ADDR reg DataWord ADDR reg DataWord ADDR reg DataWord Read/Write RF FIFO ADDR FIFO DataByte 0 DataByte 1 DataByte 2 DataByte 3 DataByte n Read/Write ID register ADDR ID DataByte 0 DataByte 1 DataByte 2 DataByte 3 DataByte 0 DataByte 1 DataByte 2 DataByte 3 Sleep Mode Idle Mode STBY Mode PLL Mode RX Mode Strobe Command Sleep Mode Strobe Command Idle Mode Strobe Command STBY Mode Strobe Command PLL Mode Strobe Command RX Mode TX Mode FIFO Write Reset FIFO Read Reset Strobe Command TX Mode Strobe Command FIFO Write Reset Strobe Command FIFO Read Reset
12 Operation modes (I) Mode Register retention Regulator Xtal OSC. VCO L RX TX Strobe Command Register Power down No N/A N/A Deep Sleep(Tristate) No ( )b N/A Deep Sleep(pullhigh) No ( )b N/A Sleep Yes ( )b CER=0,PLL=0 XS=0 Idle Yes ON ( )b CER=1,PLL=0 XS=0 Standby Yes ON ON ( )b CER=1, PLLE=0 XS=1 PLL Yes ON ON ON ON ( )b CER=1, PLLE=1 XS=1 TX Yes ON ON ON ON ON ( )b TRSR, TRER RX Yes ON ON ON ON ON ( )b TRSR, TRER SW RST N/A N/A N/A N/A N/A N/A N/A (x111-xxxx)b N/A
13 Operation modes (II) 3.0V, Power consumption on each mode MODE PLL STANDBY IDLE SLEEP DEEP SLEEP A7108 #A 8.57mA 1.128mA 244uA 0.987uA 0.102uA A7108 #B 8.53mA 1.128mA 252uA 0.951uA 0.087uA
14 Operation modes (III) IC reset (POR, RST-CMD) FIFO mode Standby 1.2mA PLL PLL AK Auto CAL. STB: reset STB (1ms) Sleep SLEEP 1.5uA Sleep STB (1ms) STB Deep Sleep Auto R-FIFO Standby 1.2mA W-FIFO Deep SLEEP 0.1uA TX / RX Strobe PLL 8.5mA Auto ( RX FIFO Full *) RX settling RX 15.5mA WPLL 8.5mA Auto PDL TDL TX Auto ( TX FIFO Empty * ) SYMBOL EXPLAIN PLL 8.5mA ST (1ms) 1ms State State current Strobe CMD MCU delay time RF auto delay Auto Auto RSSI Measure (ARSSI=1) ST : apply Strobe command AK : enable control register Auto : auto entry
15 Operation modes (IV) IC reset (POR, RST-CMD) Direct mode Standby 1.2mA PLL PLL AK Auto CAL. STB: reset STB (1ms) Sleep SLEEP 1.5uA Standby 1.2mA Sleep STB (1ms) STB Deep Sleep Auto Deep SLEEP 0.1uA TX / RX Strobe PLL 8.5mA STB RX settling RX 15.5mA WPLL 8.5mA Auto PDL TDL TX STB SYMBOL EXPLAIN PLL 8.5mA ST (1ms) 1ms State State current Strobe CMD MCU delay time RF auto delay MCU decodes Raw RXD Via GIO1/GIO2 MCU generates Raw TXD Via GIO1/GIO2 ST : apply Strobe command AK : enable control register Auto : auto entry
16 System Block Diagram BP_RSSI 1 ADC Battery Detect Regulator Radio Control 15 GIO1 RFI 2 AFC CRC Filtering 14 SDIO AGC RFO 3 LNA 13 SCK GND 4 PA VCO Fractional-N PLL 12 SCS VDD_VCO 5 Gaussian Filter Sigma-Delta Modulator XOSC CLK GEN 11 VDD_D
17 Crystal Oscillator 1. External crystal or external clock needs to generate internal clock. 2. Built-in capacitance for the crystal. 3. Crystal (clock) is suggested to be within ± 30 ppm, above 1V peak-to-peak. 1. INXTC = 1 2. XCL[4:0] =22
18 VCO Block Diagram Ex: 16MHz crystal, MHz At PFD: 16MHz/(0+1)= MHz*4/x, RRC=0 x= IP=108, FP= *(2^16)=16400, RRC=0
19 System Clock Block Diagram (I) How to obtain correct setting of A7108 clock domain?
20 System Clock Block Diagram (II) CSC[2:0] (64) (or 32) IF Freq. (100KHz) (200KHz) (300KHz) (500KHz) IF Filter BW (50KHz) (100KHz) (150KHz) (250KHz) DMOS IFBW[1:0] Fmsck (CSC+1) System Clk SDR[6:0] (SDR+1) (128) (or 64) Data rate clk Output to CKO (RCK/DCK) TRX Baseband How to obtain correct setting of A7108 clock domain? Ex: MHz, 250Kbps 1. Let DMOS= 0, SDR= 0, CSC= 0, IFBW[1:0]= 3 2. System clock = 128*(SDR+1)*(Datarate)=128*1*0.25=32(MHz) 3. Fmsck= System clock * (CSC+1)= 32MHz
21 System Clock Block Diagram (III) CGS GRC[4:0] GRS (GRC+1) FCGRF FCGRF x (48 or 32) CGS XS PLL Clk Gen 1 Fmsck XI XE Buffer Xtal Freq 0 XO How to obtain correct setting of A7108 clock domain? Ex: MHz, 250Kbps 4. Fmsck= 32MHz!= XI(16MHz), so we choose CGS= 1 to enable clock generator 5. 32MHz=16MHz/(GRC+1)*GRS => let GRC=15, GRS=1(x32)
22 System Clock Block Diagram (IV) How to obtain correct setting of A7108 clock domain? Ex: MHz, 250Kbps 6. SWT =1 to enable WCK path. 7. Fmsck= 32MHz, and PF8M should be 8MHz when 250Kbps =>MCNT= 1 (/2) and MCNTR= 0 (/2)
23 System Clock Block Diagram (V) Ex: MHz, 250Kbps 1. System clock = 128*(SDR+1)*(Datarate)=128*1*0.25=32(MHz) 2. CSC=0 => Fmsck=32MHz 3. CGS=1 to select clock gen. path MHz=16MHz/(GRC+1)*GRS => let GRC=15, GRS=1(x32) Kbps => PF8M should be 8MHz 6. 8MHz = 32MHz/MCNT/MCNTR => MCNTR = 0 (/2), MCNT= 1 (/2) Ex: MHz, 150Kbps 1. System clock = 128*(SDR+1)*(Datarate)=128*1*0.15=19.2(MHz) 2. CSC=1 => Fmsck=38.4MHz 3. CGS=1 to select clock gen. path MHz=12.8MHz/(GRC+1)*GRS => let GRC=15, GRS=0(x48) Kbps => PF8M should be 6.4MHz MHz = 38.4MHz/MCNT/MCNTR => MCNTR = 0 (/2), MCNT= 2 (/3)
24 System Clock Block Diagram (VI) Ex: MHz, 100Kbps 1. System clock = 128*(SDR+1)*(Datarate)=128*1*0.1=12.8(MHz) 2. CSC=2 => Fmsck=38.4MHz 3. CGS=1 to select clock gen. path MHz=12.8MHz/(GRC+1)*GRS => let GRC=15, GRS=0(x48) Kbps => PF8M should be 6.4MHz MHz = 38.4MHz/MCNT/MCNTR => MCNTR = 0 (/2), MCNT= 2 (/3) Ex: MHz, 100Kbps (another) 1. System clock = 128*(SDR+1)*(Datarate)=128*1*0.1=12.8(MHz) 2. CSC=0 => Fmsck=12.8MHz 3. CGS=0 to select crystal direct path. 4. Neglect GRC, GRS Kbps => PF8M should be 6.4MHz MHz = 12.8MHz/MCNT/MCNTR => MCNTR = 0 (/2), MCNT= 0 (/1)
25 System Clock Block Diagram (VII) About WRCKS bit: 1. Determine the WOR/TWWS base clock KHz by HWCKS bit = 0 (recommend) 2.048KHz by HWCKS bit =1 2. WRCKS bit should be set to: 0: when PF8M clock = 6.4MHz (50/100/150KHz bps) 1: when PF8M clock = 8MHz (250K bps)
26 System Clock Block Diagram (VIII) How to make sure if the setting is correct for A7108 clock domain? Answer: Obtain the CKO pin: 1. DCK/RCK: the corresponding datarate. (50/100/150/250Kbps) 2. PF8M: 6.4MHz (50/100/150Kbps) or 8MHz (250Kbps) 3. WCK: ~4KHz (or 2KHz) after WOR calibration.
27 FIFO Transmit Format (I) Preamble ID code Payload (CRC) 1/2/3/4 bytes 2/4/6/8 bytes Data whitening(optional) FEC encoded/decoded(optional) CRC -16 calculation(optional) Max. 256 bytes Packet Format of FIFO mode 2 bytes
28 FIFO Transmit Format (II) Packet process function: Bit stream process: 1. Error detection: CRC 2. Error correction: FEC - (7,4) Hamming code 3. Encryption: Data whitening - XOR 7-bits Pseudo Random Sequence 4. Linking budget improvement: Manchester coding Packet filtering: MSCRC: 1: When CRC error occurs, A7108 will keep in Rx state when one packet is received. AFC (Auto Frequency Compensation) will also inactive during this packet.
29 FIFO Transmit Format (III) T (transit time)= 1) [ L preamble + L ID + L payload ] * 1/Datarate 2) [L preamble + L ID + L payload + CRC ] * 1/Datarate 3) [L preamble + L ID + (L payload ) * 7/4 ] * 1/Datarate 4) [L preamble + L ID + (L payload + CRC) * 7/4 ]* 1/Datarate
30 FIFO Function (I) TRX FIFO W/R pointer set to 0, when: 1. RF reset reset T/RX FIFO pointer 2. Set reset T/RX FIFO pointer command 3. Equal FIFO end point (FEP)
31 FIFO Function (II) FEP: payload length
32 FIFO Function (III)
33 Function: AFC (I) AFC (Auto Freq. Compensation) function: Benefits: 1. Simple way to get frequency drift 2. No need using high accuracy crystal. (5ppm tolerance acceptable)
34 Function: AFC (II) AFC PRS Description (MC[14:0]) 0 0 (W) RF PLL fractional part, manual compensation 1 0 (R) frequency offset value, no compensation (measurement) 1 1 (R) frequency offset value, w. compensation 0 1 N/A
35 Function: AFC (III) Frequency drift measurement: 1. Enter Rx mode. 2. Make sure FSYNC = 1 (WTR = 1). 3. AFC = 1, PRS = 0 4. Read MC[14:0] (PLL3) 5. AFC = 0, PRS = 0 6. Leave Rx mode.
36 Function: ADC (I) Pin BP_RSSI XADS 1 MUX 0 ADC circuit ADC value ADCK- 3.2/4MHz (PF8M/2) 8-bit ADC: ADC converting time= 20 * ADC clock * average time 4-type application 1. Temp. measurement 2. Applied voltage convertion, range: 0~1.2V 3. RSSI measurement (received signal strength indicator) 4. Carrier detection RADC - average times AVSEL[1:0]: 1, 2, 4 & 8 MVSEL[1:0]: 8, 16, 32 & 64
37 Function: ADC (II) A D C RSSI (AGC on) #1 (06h page5, IRTL=0x04 and IRTH=0x07) #2 (06h page5, IRTL=0x04 and IRTH=0x07) #3 (06h page5, IRTL=0x04 and IRTH=0x07) Input power(dbm) RSSI: ARSSI: Auto RSSI function (ARSSI=1) ERSSM: 0: RSSI value frozen before leaving RX. (packet RSSI) 1: RSSI value frozen when valid frame sync (ID and header check ok) (env. RSSI) AGCE: 1: Auto gain control function extends the usable RSSI value range from 150 (ADC[7:0]) to 270 (ADCO[8:0]).
38 Function: ADC (III) CD (Carrier Detect) function: Power strength judgement: RTH[7:0]: Threshold value of Carrier Detect (Active in RX mode only). CD (GIOx) =1 when RSSI RTH. CD (GIOx) =0 when RSSI < RTH. Data Filter function: DFCD: The received packet is filtered if the input power level is below RTH[7:0] (compare to ADC[7:0]), and A7108 stays in Rx mode.
39 Function: BD BD (Battery Detect) function: Supplied voltage detection: BVT[2:0]: Threshold value of Battery Detect 8-levels, 2.0V~2.7V CD (GIOx) =0 when RSSI < RTH. VBD: indicates if supplied voltage is below threshold value. 0: below the threshold value. 1: above the threshold value.
40 Tools (I) Useful tools: Amiccom offers 4 tools for customers: EK-G1: Evaluation kit for detailed register control and setting. EK-G2: Simply set the operation type,monitor the operation result and obtain the related register configuration. DK: Development kit let user for basic data transferring and Tx/Rx performance evaluating. RCG: Reference code generator let user to generate simply C code for compiling and building whole Tx/Rx system.
41 Tools (II) EK board 2 RF module Connector, for A06 Board RF module Connector, for A01 Board RF module Connector, for F01/F02 Board 3 Jumper, J10,J15 4 I/O pin Connector, J3 5 Jumper, J8 1 USB connector, J1 6 Jumper, J7 7 Power Supply, J6
42 Tools (III) EK7108-G1
43 Tools (IV) EK7108-G2 (1/2)
44 Tools (V) EK7108-G2 (2/2)
45 Tools (VI) DK7108 Board
46 Tools (VII) A7108 Module
47 Tools (VIII) RCG_7108
48 Channel Group Calibration (I)
49 Channel Group Calibration (II)
50 Channel Group Calibration (III) Integer of N counter
51 Channel Group Calibration (IV) First 4 bit of PLL II register
52 Channel Group Calibration (V) b[7:0]: Integer of N counter b[11:8]: First 4 bit of PLL II register
53 Channel Group Calibration (VI)
54 Channel Group Calibration (VII) Integer of N counter
55 Channel Group Calibration (VIII) First 4 bit of PLL II register
56 Channel Group Calibration (IX) b[7:0]: Integer of N counter b[11:8]: First 4 bit of PLL II register
57 The end Thank you!!
RF4432 wireless transceiver module
RF4432 wireless transceiver module 1. Description RF4432 adopts Silicon Lab Si4432 RF chip, which is a highly integrated wireless ISM band transceiver. The features of high sensitivity (-121 dbm), +20
More informationRF4432F27 wireless transceiver module
RF4432F27 wireless transceiver module 1. Description RF4432F27 is 500mW RF module embedded with amplifier and LNA circuit. High quality of component, tightened inspection and long term test make this module
More informationATA8520D Production and EOL Testing. Features. Description ATAN0136 APPLICATION NOTE
ATAN0136 ATA8520D Production and EOL Testing APPLICATION NOTE Features Test application for production and EOL testing of ATA8520-EK1-E/ EK2-E/ EK3-E evaluation kits PCB component tests, i.e., MCU, temperature
More informationGALILEO Timing Receiver
GALILEO Timing Receiver The Space Technology GALILEO Timing Receiver is a triple carrier single channel high tracking performances Navigation receiver, specialized for Time and Frequency transfer application.
More informationBABAR IFR TDC Board (ITB): requirements and system description
BABAR IFR TDC Board (ITB): requirements and system description Version 1.1 November 1997 G. Crosetti, S. Minutoli, E. Robutti I.N.F.N. Genova 1. Timing measurement with the IFR Accurate track reconstruction
More informationLaboratory 4. Figure 1: Serdes Transceiver
Laboratory 4 The purpose of this laboratory exercise is to design a digital Serdes In the first part of the lab, you will design all the required subblocks for the digital Serdes and simulate them In part
More informationMMB Networks EM357 ZigBee Module
MMB Networks EM357 ZigBee Module Z357PA10-SMT, Z357PA10-USN, Z357PA10-UFL Document Rev 4.0 The MMB Networks EM357 ZigBee Module is a drop-in ZigBee Smart Energy and Home Automation solution. Preloaded
More informationSolutions for a Real Time World. Unigen Corp. Wireless Module Products. PAN Radio Modules Demonstration & Evaluation Kit UGWxxxxxxxxx (Part Number)
Unigen Corp. Wireless Module Products PAN Radio Modules Demonstration & Evaluation Kit UGWxxxxxxxxx (Part Number) Issue Date: November 19, 2008 Revision: 1.0-1 REVISION HISTORY Rev. No. History Issue Date
More informationART6212 Datasheet. Amp ed RF Technology, Inc.
ART6212 Datasheet Amp ed RF Technology, Inc. 1 ART6212 Product Specification Features WLAN 802.11a/b/g/n, 802.11d, 802.11r Dual Band: 2.4GHz and 5GHz Output Power, +21.5dBm Description 12 mm x 12 mm x
More informationSoftware Analog Video Inputs
Software FG-38-II has signed drivers for 32-bit and 64-bit Microsoft Windows. The standard interfaces such as Microsoft Video for Windows / WDM and Twain are supported to use third party video software.
More informationKu-Band Redundant LNB Systems. 1:1 System RF IN (WR75) TEST IN -40 db OFFLINE IN CONTROLLER. 1:2 System POL 1 IN (WR75) TEST IN -40 db POL 2 IN
BRK-1000 Series Ku-Band Redundant LNB Systems Introduction Redundant LNB systems minimize system downtime due to LNB failure by providing a spare LNB and an automatic means of switching to the spare upon
More informationSimple PICTIC Commands
The Simple PICTIC Are you an amateur bit by the Time-Nut bug but can t afford a commercial time interval counter with sub nanosecond resolution and a GPIB interface? Did you find a universal counter on
More informationA MISSILE INSTRUMENTATION ENCODER
A MISSILE INSTRUMENTATION ENCODER Item Type text; Proceedings Authors CONN, RAYMOND; BREEDLOVE, PHILLIP Publisher International Foundation for Telemetering Journal International Telemetering Conference
More informationWF61 Datasheet. Amp ed RF Technology, Inc.
WF61 Datasheet Amp ed RF Technology, Inc. 1 WF61 Product Specification PRELIMINARY Description 12mm x 12mm x 2.2 mm (WF61A) 12mm x 12mm x 2.7 mm (WF61L) Amp ed RF Tech presents the WF61 WiFi dual band
More informationSynchronization Issues During Encoder / Decoder Tests
OmniTek PQA Application Note: Synchronization Issues During Encoder / Decoder Tests Revision 1.0 www.omnitek.tv OmniTek Advanced Measurement Technology 1 INTRODUCTION The OmniTek PQA system is very well
More informationSingMai Electronics SM06. Advanced Composite Video Interface: HD-SDI to acvi converter module. User Manual. Revision 0.
SM06 Advanced Composite Video Interface: HD-SDI to acvi converter module User Manual Revision 0.4 1 st May 2017 Page 1 of 26 Revision History Date Revisions Version 17-07-2016 First Draft. 0.1 28-08-2016
More informationSerial Digital Interface II Reference Design for Stratix V Devices
Serial Digital Interface II Reference Design for Stratix V Devices AN-673 Application Note This document describes the Altera Serial Digital Interface (SDI) II reference design that demonstrates how you
More informationCOM-7002 TURBO CODE ERROR CORRECTION ENCODER / DECODER
TURBO CODE ERROR CORRECTION ENCODER / DECODER Key Features Full duplex turbo code encoder / decoder. Rate: 0.25 to 0.97. Block length: 64 bits to 4 Kbits. Speed up to 11.7 Mbps. Automatic frame synchronization.
More informationRadiocrafts Embedded Wireless Solutions
Wireless M-Bus High power N Mode RF Transceiver Module EN 13757-4:2013) Product Description The RC1701HP-MBUS is part of a compact surface-mounted Wireless M-Bus module family that measures only 12.7 x
More informationWB61 Datasheet. Amp ed RF Technology, Inc.
WB61 Datasheet Amp ed RF Technology, Inc. 1 WB61 Product Specification Features WLAN 802.11a/b/g/n, 802.11d, 802.11r Output Power, +21.5dBm Interface, SDIO 2.0, SPI Wi-Fi Direct (concurrent) Wi-Fi Display
More informationWISOL / SFM20R4. DATASHEET Rev 0.1. WISOL 28-40, Gajangsaneopdong-ro, Osan-si, Gyeonggi-do Republic of Korea.
WISOL / SFM20R4 DATASHEET Rev 0.1 WISOL 28-40, Gajangsaneopdong-ro, Osan-si, Gyeonggi-do Republic of Korea http://www.wisol.co.kr CONTENTS 1. Approval Revision Record... 3 2. Scope... 4 3. Numbering of
More informationSTA2051E VESPUCCI 32-BIT SINGLE CHIP BASEBAND CONTROLLER FOR GPS AND TELEMATIC APPLICATIONS 1 FEATURES. Figure 1. Packages
STA2051 VESPUCCI 32-BIT SINGLE CHIP BASEBAND CONTROLLER FOR GPS AND TELEMATIC APPLICATIONS DATA BRIEF 1 FEATURES ARM7TDMI 16/32 bit RISC CPU based host microcontroller. Complete Embedded Memory System:
More informationDual HD-SDI Output (MCX + BNC connector) HD- SDI Cable Driver. HDMI DVI Tx connector. Optical HD- SDI Output LC - connector. 8pin
Thunder Link is a family of small form factor modules for formatting and converting generic digital video streams to standard compliant formats. Different interface standards are supported from the transmitter
More informationAegis Electronic Group
This is a family of small form factor modules for formatting and converting generic digital video streams to standard compliant formats. Different interface standards are supported from the transmitter
More informationFunctional Diagram: Figure 1 PCIe4-SIO8BX-SYNC Block Diagram. Chan 1-4. Multi-protocol Transceiver. 32kb. Receiver FIFO. 32kb.
PCIe4-SIO8BX-SYNC High Speed Eight Channel Synchronous Serial to Parallel Controller Featuring RS485/RS232 Serial I/O (Software Configurable) and 32k Byte FIFO Buffers (512k Byte total) The PCIe4-SI08BX-SYNC
More information1 Watt, MHz, SMT Tunable Band Pass Filter (MINI-ERF ) 1.75 x 2.40 x 0.387
MN-3-52-X-S4 1 Watt, 3 52 MHz, SMT Tunable Band Pass Filter (MINI-ERF ) 1.75 x 2.4 x.387 Typical Applications Military Radios Military Radar SATCOM Test and Measurement Equipment Industrial and Medical
More informationOptical Link Evaluation Board for the CSC Muon Trigger at CMS
Optical Link Evaluation Board for the CSC Muon Trigger at CMS 04/04/2001 User s Manual Rice University, Houston, TX 77005 USA Abstract The main goal of the design was to evaluate a data link based on Texas
More informationC-MAX. CMM-9301-V3.1S Bluetooth 4.0 Single Mode HCI Module. Description. 1.1 Features
Description This Module is limited to OEM installation ONLY The module is a Bluetooth SIG qualified, miniaturised BLE controller module based on EM Microelectronic's low power fully integrated single-chip
More informationMajor Differences Between the DT9847 Series Modules
DT9847 Series Dynamic Signal Analyzer for USB With Low THD and Wide Dynamic Range The DT9847 Series are high-accuracy, dynamic signal acquisition modules designed for sound and vibration applications.
More informationAD9884A Evaluation Kit Documentation
a (centimeters) AD9884A Evaluation Kit Documentation Includes Documentation for: - AD9884A Evaluation Board - SXGA Panel Driver Board Rev 0 1/4/2000 Evaluation Board Documentation For the AD9884A Purpose
More informationIEEE802.11a Based Wireless AV Module(WAVM) with Digital AV Interface. Outline
IEEE802.11a Based Wireless AV Module() with Digital AV Interface TOSHIBA Corp. T.Wakutsu, N.Shibuya, E.Kamagata, T.Matsumoto, Y.Nagahori, T.Sakamoto, Y.Unekawa, K.Tagami, M.Serizawa Outline Background
More informationSpecifications. FTS-260 Series
Specifications DVB-S2 NIM Tuner Date : 2014. 03. 26. Revision F2 #1501, Halla sigma Valley, 442-2 Sangdaewon-dong, Jungwon-gu, Sungnam City, Gyeonggi-do, Korea, 462-807 Tel. 86-755-26508927 Fax. 86-755-26505315-1
More informationWaveDevice Hardware Modules
WaveDevice Hardware Modules Highlights Fully configurable 802.11 a/b/g/n/ac access points Multiple AP support. Up to 64 APs supported per Golden AP Port Support for Ixia simulated Wi-Fi Clients with WaveBlade
More informationMMB Networks EM357 ZigBee Module
MMB Networks EM357 ZigBee Module Z357PA20, Z357PA21 Document Rev 1.9 The MMB Networks EM357 ZigBee Module is a drop-in ZigBee Smart Energy and Home Automation solution. Preloaded with MMB Networks RapidSE
More informationWireless Modem Data Pump
CML Semiconductor Products Wireless Modem Data Pump With compliments 1.0 Features of Provisional Issue GMSK Modulation Rx or Tx up to 19.2k bits/sec Full Data Packet Framing Mobitex Compatible 1.1 Brief
More informationTTC-2 Datasheet - Preliminary - v0.5 - Apr TTC-2 Dual Hot-Redundant VHF/UHF Satellite TT&C radio. 2 Description. 1 Features
TTC-2 Dual Hot-Redundant VHF/UHF Satellite TT&C radio For Micro- and Nano-Satellites 1 Features 2 Half-Duplex VHF/UHF Transceivers 2 Microcontrollers for housekeeping and control Data-rate: 1200-19.200
More informationFreescale Set-Top Box Multimedia Products (FC108)
Freescale Set-Top Box Multimedia Products (FC108) Freescale Technology Forum- Paris October 2006 David Lester Product Applications Cable Modem Cable Modem/VoIP Terminal Analog and Digital CATV Set-Top
More informationSpecification for HTPA32x31L10/0.8HiM(SPI) Rev.4: Fg
The HTPA32x31L_/_M(SPI) is a fully calibrated, low cost thermopile array module, with fully digital SPI interface. The module delivers an electrical offset and ambient temperature compensated output stream,
More informationHigh Speed Async to Sync Interface Converter
DECEMBER 1995 IC558A High Speed Async to Sync Interface Converter High Speed Async To Sync Interface Converter CUSTOMER SUPPORT INFORMATION Order toll-free in the U.S. 24 hours, 7 A.M. Monday to midnight
More informationIntroduction This application note describes the XTREME-1000E 8VSB Digital Exciter and its applications.
Application Note DTV Exciter Model Number: Xtreme-1000E Version: 4.0 Date: Sept 27, 2007 Introduction This application note describes the XTREME-1000E Digital Exciter and its applications. Product Description
More informationSPI Serial Communication and Nokia 5110 LCD Screen
8 SPI Serial Communication and Nokia 5110 LCD Screen 8.1 Objectives: Many devices use Serial Communication to communicate with each other. The advantage of serial communication is that it uses relatively
More informationDT9857E. Key Features: Dynamic Signal Analyzer for Sound and Vibration Analysis Expandable to 64 Channels
DT9857E Dynamic Signal Analyzer for Sound and Vibration Analysis Expandable to 64 Channels The DT9857E is a high accuracy dynamic signal acquisition module for noise, vibration, and acoustic measurements
More information6170 Shiloh Road Alpharetta, Georgia (770) FAX (770) Toll Free
Instruction Manual Model 2115-202 Upconverter November 2011, Rev. C MODEL 2115 UPCONVERTER CROSS TECHNOLOGIES INC. EXT 10MHZ ALARM POWER Data, drawings, and other material contained herein are proprietary
More informationABOV SEMICONDUCTOR 11 SEGMENT X 7 GRID LED DRIVER WITH KEYSCAN MC2302. Data Sheet (Ver. 1.20)
ABOV SEMICONDUCTOR 11 SEGMENT X 7 GRID LED DRIVER WITH KEYSCAN MC2302 Data Sheet (Ver. 1.20) Version 1.20 Published by FAE Team 2008 ABOV Semiconductor Co., Ltd. All right reserved Additional information
More informationHMC7056. Block Upconverters / HPA's. Typical Applications. General Description. Features. Functional Block Diagram
Typical Applications Features Compact Design Dual L Band Inputs Dual up conversion to ensure no phase inversion WR28 Output with Isolator PA Enable Digital Gain control Thermal Monitoring and Gain Compensation
More informationOBSOLETE HMC7056. Block Upconverters / HPA's. Typical Applications. General Description. Features. Functional Block Diagram
Typical Applications Features Compact Design Dual L Band Inputs Dual up conversion to ensure no phase inversion WR28 Output with Isolator PA Enable Digital Gain control Thermal Monitoring and Gain Compensation
More informationSingMai Electronics SM06. Advanced Composite Video Interface: DVI/HD-SDI to acvi converter module. User Manual. Revision th December 2016
SM06 Advanced Composite Video Interface: DVI/HD-SDI to acvi converter module User Manual Revision 0.3 30 th December 2016 Page 1 of 23 Revision History Date Revisions Version 17-07-2016 First Draft. 0.1
More informationAIFA TECHNOLOGY CORP.
AIFA TECHNOLOGY CORP. WiFi-04 Module Specification Disclaimer and Copyright Notice The contents of this specification are subject to change without notice. Specification contents PROVIDED WITHOUT ANY WARRANTY,
More informationV6118 EM MICROELECTRONIC - MARIN SA. 2, 4 and 8 Mutiplex LCD Driver
EM MICROELECTRONIC - MARIN SA 2, 4 and 8 Mutiplex LCD Driver Description The is a universal low multiplex LCD driver. The version 2 drives two ways multiplex (two blackplanes) LCD, the version 4, four
More informationDHUA-W8S Specifica on
DHUA-W8S Specifica on 802.11 ac/a/b/g/n 2x2 wifi and Bluetooth 4.1 combo USB stamp module, QCA9378-7 Overview: DHUA-W8S is an 802.11 ac/a/b/g/n dual band 2x2 wifi and Bluetooth combo USB stamp module designed
More informationTutorial on Technical and Performance Benefits of AD719x Family
The World Leader in High Performance Signal Processing Solutions Tutorial on Technical and Performance Benefits of AD719x Family AD7190, AD7191, AD7192, AD7193, AD7194, AD7195 This slide set focuses on
More informationGeneration and Measurement of Burst Digital Audio Signals with Audio Analyzer UPD
Generation and Measurement of Burst Digital Audio Signals with Audio Analyzer UPD Application Note GA8_0L Klaus Schiffner, Tilman Betz, 7/97 Subject to change Product: Audio Analyzer UPD . Introduction
More informationProMOS. Bravo1601. Stand-alone BLE SMD Modules. Datasheet (V1.0) ProMOS Co., Ltd. IoT Solutions Provider.
Bravo1601 Stand-alone BLE SMD Modules Datasheet (V1.0) ProMOS Co., Ltd. Description The Bravo1601 series are the compact Bluetooth low energy (BLE) modules, built in TI_CC2640 with the high-performance
More informationScans and encodes up to a 64-key keyboard. DB 1 DB 2 DB 3 DB 4 DB 5 DB 6 DB 7 V SS. display information.
Programmable Keyboard/Display Interface - 8279 A programmable keyboard and display interfacing chip. Scans and encodes up to a 64-key keyboard. Controls up to a 16-digit numerical display. Keyboard has
More informationMDVBS SPECIFICATION COMTECH TECHNOLOGY CO., LTD. DVBS TUNER Revision:1.0
1.SCOPE The supports QPSK in DIRECTV and DVB-S legacy transmission (1 to 45 Mbauds), plus 8PSK in DVB-S2 transmissions (1 to 45 Mbauds). DVB-S2 demodulation uses robust symbols probust by the transmission
More informationABOV SEMICONDUCTOR 10 SEGMENT X 7 GRID LED DRIVER WITH KEYSCAN MC2102. Data Sheet (Ver. 1.21)
ABOV SEMICONDUCTOR 10 SEGMENT X 7 GRID LED DRIVER WITH KEYSCAN MC2102 Data Sheet (Ver. 1.21) Version 1.21 Published by FAE Team 2008 ABOV Semiconductor Co., Ltd. All right reserved Additional information
More informationUser manual for Bluetooth module (Model: MY-DJAP-BD)
User manual for Bluetooth module (Model: MY-DJAP-BD) Features description Use Bluetooth 2.1 + EDR specifications based on CLASS 2 power level Support L2CAP/A2DP (AVCTP / AVDTP / AVRCP to receive stereo
More informationMAXTECH, Inc. BRC-1000 Series. C-Band Redundant LNB Systems. Technology for Communications. System Block Diagrams
MAXTECH, Inc. Technology for Communications BRC-1000 Series C-Band Redundant LNB Systems Introduction Redundant LNB systems minimize system downtime due to LNB failure by providing a spare LNB and an automatic
More informationSignalTap Plus System Analyzer
SignalTap Plus System Analyzer June 2000, ver. 1 Data Sheet Features Simultaneous internal programmable logic device (PLD) and external (board-level) logic analysis 32-channel external logic analyzer 166
More informationResearch Results in Mixed Signal IC Design
Research Results in Mixed Signal IC Design Jiren Yuan, Professor Department of Electroscience Lund University, Lund, Sweden J. Yuan, Dept. of Electroscience, Lund University 1 Work packages in project
More informationAltera JESD204B IP Core and ADI AD9144 Hardware Checkout Report
2015.12.18 Altera JESD204B IP Core and ADI AD9144 Hardware Checkout Report AN-749 Subscribe The Altera JESD204B IP core is a high-speed point-to-point serial interface intellectual property (IP). The JESD204B
More informationXTAL Bank DDS Version 0.02 Sept Preliminary, highly likely to contain numerous errors
XTAL Bank DDS Version 002 Sept 7 2012 Preliminary, highly likely to contain numerous errors The photo above shows the fully assembled Xtal Bank DDS with 2 DDS modules installed (The kit is normally only
More informationApplication Note. A Collection of Application Hints for the CS501X Series of A/D Converters. By Jerome Johnston
AN08 Application Note A Collection of Application Hints for the CS501X Series of A/D Converters By Jerome Johnston Jam ADC into Coarse Charge for High Slew Signals Single Control Input Acts as a "Start
More informationINSTRUCTION MANUAL MODEL 2710 SUBCARRIER DEMODULATOR
INSTRUCTION MANUAL MODEL 2710 SUBCARRIER DEMODULATOR Data, drawings, and other material contained herein are proprietary to Cross Technologies, Inc., and may not be reproduced or duplicated in any form
More informationModel 7330 Signal Source Analyzer Dedicated Phase Noise Test System V1.02
Model 7330 Signal Source Analyzer Dedicated Phase Noise Test System V1.02 A fully integrated high-performance cross-correlation signal source analyzer from 5 MHz to 33+ GHz Key Features Complete broadband
More informationSpecifications. FTS-4335 Series
Specifications DVB-S2 DUAL NIM Date : 2017. 03. 17. Revision F2 #1501, Halla sigma Valley, 442-2 Sangdaewon-dong, Jungwon-gu, Sungnam City, Gyeonggi-do, Korea, 462-807 Tel. 0755-26504227 Fax. 0755-26505315
More informationSynthesized Clock Generator
Synthesized Clock Generator CG635 DC to 2.05 GHz low-jitter clock generator Clocks from DC to 2.05 GHz Random jitter
More informationDRV050-VGA-R02 Drive Board User manual Ver 1.1
Documnt Number:DDS-13-019 DRV050-VGA-R02 Drive Board User manual Ver 1.1 For Products: SVGA050/060 SC - Full Color SVGA050/060 SW - Monochrome White SVGA050/060 SG - Monochrome Green Yunnan North OLiGHTEK
More informationIntroduction to Serial I/O
CS/ECE 6780/5780 Al Davis Serial I/O Today s topics: general concepts in preparation for Lab 8 1 CS 5780 Introduction to Serial I/O 2 CS 5780 Page 1 A Serial Channel 3 CS 5780 Definitions 4 CS 5780 Page
More informationPage 1. Introduction to Serial I/O. Definitions. A Serial Channel CS/ECE 6780/5780. Al Davis. Today s topics: Serial I/O
Introduction to Serial I/O CS/ECE 6780/5780 Al Davis Serial I/O Today s topics: general concepts in preparation for Lab 8 1 CS 5780 2 CS 5780 A Serial Channel Definitions 3 CS 5780 4 CS 5780 Page 1 Bandwidth
More informationPerformance Analysis of Wireless Devices for a Campus-wide IoT Network
Performance Analysis of Wireless Devices for a Campus-wide IoT Network Nihesh Rathod, Pratik Jain, Renu Subramanian, Siddhesh Yawalkar, Mallikarjun Sunkenapally, Bharadwaj Amrutur and Rajesh Sundaresan.
More informationEntry Level Tool II. Reference Manual. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408) Version : 1.0.
Entry Level Tool II Reference Manual, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Version : 1.0.3 Date : October 7, 2005 Copyright 2005-2006,, Inc. (SLS) All
More information7000 Series Signal Source Analyzer & Dedicated Phase Noise Test System
7000 Series Signal Source Analyzer & Dedicated Phase Noise Test System A fully integrated high-performance cross-correlation signal source analyzer with platforms from 5MHz to 7GHz, 26GHz, and 40GHz Key
More informationTechnical Data. HF Tuner WJ-9119 WATKINS-JOHNSON. Features
May 1996 Technical Data WATKINS-JOHNSON HF Tuner WJ-9119 WJ designed the WJ-9119 HF Tuner for applications requiring maximum dynamic range. The tuner specifically interfaces with the Hewlett-Packard E1430A
More informationBrief Description of Circuit Functions
Exhibit 4 Brief Description of Circuit Functions Function Description for Hudson4 190P5 1. General 190P5 is the newest generation of Hudson 19 TFT Flat Panel Display Monitor. It designed with hyper integrity,
More informationTCD30xx User Guide. Clock Controller. Revision May 6, Copyright , TC Applied Technologies. All rights reserved.
TCD30xx User Guide Clock Controller Revision 0.9.0-41360 May 6, 2015 Copyright 2014-2015, TC Applied Technologies. All rights reserved. LIST OF TABLES... 18-3 LIST OF FIGURES... 18-4 18 CLOCK CONTROLLER...
More informationDigital Front End (DFE) Training. DFE Overview
Digital Front End (DFE) Training DFE Overview 1 Agenda High speed Data Converter Systems Overview DFE High level Overview DFE Functional Block Diagrams DFE Features DFE System Use Cases DFE Configuration
More informationFeatures. PFD Output Voltage 2000 mv, Pk - Pk. PFD Gain Gain = Vpp / 2π Rad khz 100 MHz Square Wave Ref.
HMC98LP5 / 98LP5E Typical Applications The HMC98LP5(E) is ideal for: Satellite Communication Systems Point-to-Point Radios Military Applications Sonet Clock Generation Functional Diagram Features Ultra
More informationUG147: Flex Gecko 2.4 GHz, 20 dbm Range Test Demo User's Guide
UG147: Flex Gecko 2.4 GHz, 20 dbm Range Test Demo User's Guide This user's guide provides an easy way to evaluate the link budget of the Wireless Gecko EFR32 devices using Silicon Labs Radio Abstraction
More informationBluetooth Tester CBT. Specifications. Specifications. Version January 2006
Specifications Version 03.00 Bluetooth Tester CBT January 2006 Specifications CONTENTS UNIT SPECIFICATIONS...3 TIMEBASE TCXO...3 REFERENCE FREQUENCY INPUT...3 RF GENERATOR...3 RF ANALYZER...5 Power meter
More informationAltera JESD204B IP Core and ADI AD6676 Hardware Checkout Report
2015.11.02 Altera JESD204B IP Core and ADI AD6676 Hardware Checkout Report AN-753 Subscribe The Altera JESD204B IP Core is a high-speed point-to-point serial interface intellectual property (IP). The JESD204B
More informationWF52 Datasheet. Amp ed RF Technology, Inc.
WF52 Datasheet Amp ed RF Technology, Inc. WF52 Product Specification WLAN features 802.11a/b/g/n, dual band Output Power, +23dBm Power savings mode Transmit power back-off Wi-Fi Direct (concurrent) Wi-Fi
More informationAN 823: Intel FPGA JESD204B IP Core and ADI AD9625 Hardware Checkout Report for Intel Stratix 10 Devices
AN 823: Intel FPGA JESD204B IP Core and ADI AD9625 Hardware Checkout Report for Intel Stratix 10 Devices Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Intel FPGA JESD204B
More informationR&S FSQ-K91/K91n/K91ac WLAN a/b/g/j/n/ac Application Firmware Specifications
R&S FSQ-K91/K91n/K91ac WLAN 802.11a/b/g/j/n/ac Application Firmware Specifications Test & Measurement Data Sheet 03.00 CONTENTS OFDM analysis (IEEE 802.11a, IEEE 802.11g OFDM, IEEE 802.11j, )... 3 Frequency...3
More informationChrontel CH7015 SDTV / HDTV Encoder
Chrontel Preliminary Brief Datasheet Chrontel SDTV / HDTV Encoder Features 1.0 GENERAL DESCRIPTION VGA to SDTV conversion supporting graphics resolutions up to 104x768 Analog YPrPb or YCrCb outputs for
More informationWeekly report: March 09 15, 2018
Weekly report: March 09 15, 2018 Ju Wang March 15, 2018 1 Summary for Last Week In the past week, I did the following tasks: We submitted a paper to MobiCom 2018. I searched some cheap RFID reader modules,
More informationEE273 Lecture 14 Synchronizer Design November 11, Today s Assignment
273 Lecture 14 Synchronizer esign November 11, 1998 William J. ally Computer Systems Laboratory Stanford University billd@csl.stanford.edu 1 Today s Assignment Term Project design a signaling system entire
More informationJESD204B IP Hardware Checkout Report with AD9250. Revision 0.5
JESD204B IP Hardware Checkout Report with AD9250 Revision 0.5 November 13, 2013 Table of Contents Revision History... 2 References... 2 1 Introduction... 3 2 Scope... 3 3 Result Key... 3 4 Hardware Setup...
More informationR5 RIC Quickstart R5 RIC. R5 RIC Quickstart. Saab TransponderTech AB. Appendices. Project designation. Document title. Page 1 (25)
Appendices 1 (25) Project designation R5 RIC Document title CONTENTS 2 (25) 1 References... 4 2 Dimensions... 5 3 Connectors... 6 3.1 Power input... 6 3.2 Video I... 6 3.3 Video Q... 6 3.4 Sync... 6 3.5
More informationData Sheet. ISP WHDI Transmit Module. Features. Description
ISP090903 WHDI Transmit Module Features Video transmission from STB, game console, Blu-ray or AV-R player, to Large Screen TV or Projector WHDI Transmitter: uncompressed Full-HD video quality. WHDI 1.0
More informationSpecial circuit for LED drive control TM1638
I. Introduction TM1638 is an IC dedicated to LED (light emitting diode display) drive control and equipped with a keypad scan interface. It integrates MCU digital interface, data latch, LED drive, and
More informationDual Link DVI Receiver Implementation
Dual Link DVI Receiver Implementation This application note describes some features of single link receivers that must be considered when using 2 devices for a dual link application. Specific characteristics
More informationTL6050 / TL6051 / TL6052 Datasheet - HDMI/HD-SDI Output Video Transceiver. TL605x - Features. Block Diagram TL605x.
Thunder Link is a family of small form factor modules for formatting and converting generic digital video streams to standard compliant formats. Different interface standards are supported from the transmitter
More informationMSP430-HG2231 development board Users Manual
MSP0-HG development board Users Manual All boards produced by Olimex are ROHS compliant Revision Initial, June 0 Copyright(c) 0, OLIMEX Ltd, All rights reserved Page INTRODUCTION: MSP0-HG is header board
More informationFUJITSU Component Wireless module
FUJITSU Component Wireless module Bluetooth Smart Module MBH7BLZ01-109003 Datasheet Rev. 0.08 DEC 15, 2014 The above Product is designed, developed and manufactured as contemplated for general use, including
More informationTexas Instruments TNETE2201 Ethernet Transceiver Circuit Analysis
October 31, 2003 Texas Instruments TNETE2201 Ethernet Transceiver Circuit Analysis Table of Contents List of Figures...Page 1 Introduction...Page 4 Device Summary Sheet...Page 6 Top Level Diagram...Tab
More informationEECS150 - Digital Design Lecture 10 - Interfacing. Recap and Topics
EECS150 - Digital Design Lecture 10 - Interfacing Oct. 1, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy of Prof. John Wawrzynek)
More informationMessenger Veta Receiver Decoder (MVRD)
The most important thing we build is trust. Product Highlights Two Channel Maximal-Ratio Diversity Receiver Supports DVB-T and Narrow-Band 1 modes down to 1.25 MHz BW Provides Ultra-Low-Latency for Real-Time
More informationAT720USB. Digital Video Interfacing Products. DVB-C (QAM-B, 8VSB) Input Receiver & Recorder & TS Player DVB-ASI & DVB-SPI outputs
Digital Video Interfacing Products AT720USB DVB-C (QAM-B, 8VSB) Input Receiver & Recorder & TS Player DVB-ASI & DVB-SPI outputs Standard Features - High Speed USB 2.0. - Windows XP, Vista, Win 7 ( 64bit
More informationTAXI -compatible HOTLink Transceiver
TAXI -compatible HOTLink Transceiver TAXI -compatible HOTLink Transceiver Features Second-generation HOTLink technology AMD AM7968/7969 TAXIchip -compatible 8-bit 4B/5B or 10-bit 5B/6B NRZI encoded data
More information