INDE/TC 455: User Interface Design. Module 5.4 Phase 4 Task Analysis, System Maps, & Screen Designs

Size: px
Start display at page:

Download "INDE/TC 455: User Interface Design. Module 5.4 Phase 4 Task Analysis, System Maps, & Screen Designs"

Transcription

1 INDE/TC 455: User Interface Design Module 5.4 Phase 4 Task Analysis, System Maps, & Screen Designs

2 Project sequence Phase A 3B 4 5A 6A 5B 6B Activity Project Assignment Project Prospectus Project Characterization Persona Generation Scenario Generation Task Analysis, Maps, Screen Designs Interface Representation: Flip or Simulations Interface Evaluation: Field Trial - 1 Interface Representation: Prototypes Interface Evaluation: Field Trial - 2 Final Interface Configuration Class Presentation Final Report Due Date 26 Sep 6 Oct 15 Oct 20 Oct 27 Oct 3 Nov 7 Nov 17 Nov 21 Nov 1 Dec 3 Dec 5 Dec 8 Dec

3 Task Analysis, System Maps, & Screen Designs Starting Phase 4: A - Task Analysis B - System Map C - Screen Design

4 Task Analysis

5 WHAT? Task Analysis - 1 The actions a user must take with a tool to perform a specific task leading to an overall goal. Includes: Steps of a task What the user does What the tool does Knowledge users must have to perform each step Tools (of interface) used to perform Constraints or boundaries of the task Environment in which task is performed

6 HOW? Task Analysis Use storyboard to identify the overall goal(s) 2. Separate goals into specific objectives (maybe with different starting conditions 3. Use persona to perform specific tasks with a hypothetical tool

7 Task Analysis Use Post-It Notes to identify specific objectives, actions (what the user does vs. what the tool does) use a different color Post-It for different aspects of task -what the user is trying to accomplish -what is the user thinking -what does the user need to know -what action does the user take -what does the tool do as a response

8 Task Analysis Identify what the user needs to know to perform each step -Does the tool give this information -Does the user know this information (a priori, training etc.) 6. Rearrange post-its into a hierarchy of equivalent levels and into each category

9 Task Analysis Template Task to be performed: Step # Step to be performed What need to know How know it Way performed Feedback

10 SMIT Storyboard Student project Seattle Movies, Information & Tickets

11 Smit-1

12 Smit-2

13 Smit-3

14 Smit-4

15 Smit - 5

16 Smit-6

17 Smit-7

18 SMIT - 8

19 SMIT-9

20 SMIT - 10

21 SMIT - 11

22 SMIT - 12

23 SMIT - 13

24 SMIT - 14

25 SMIT - 15

26 SMIT Task Analysis Option A: Already know movie want to attend but don t know where it is playing Option B: Don t know which movie to attend but want to select from what is playing

27 Project: Seattle Movies, Information, Theaters (SMIT) Task to be performed: At home. Don t know which movie to attend. Want to select movie by type and content. Step # 1 Step to be performed What need to know How know it Way performed Feedback Determine what movies are playing at Seattle Theaters 2 Select a list of movies from a particular genre Review content of 3 movies playing within a specific genre How to get a list of movies How select a genre of movies How look at content of movies Read instructions from screen See genre types from screen Read instructions Use SMIT handcontroller on home TV set and select from menu of options (e.g. current movies, genre) Use SMIT controller to scroll down list of genre Use SMIT controller to select a particular review See menu list and then list of movies with general genre of movie type (e.g. horror, drama, comedy, etc.) See movie list in selected genre Written critic review given for each movie selected Option decide to view a trailer of the movie Decide what movie want to attend and select theatre based on location Option get directions to theater How look at trailers How select particular theatre How select map & driving directions Read instructions (e.g. do you want to see a trailer of this movie?) Reading instruction Reading instruction Use SMIT controller to select movie trailer Use SMIT controller to select specific movie Use SMIT controller to select map and/or driving instructions See movie trailer List of theaters and their locations where selected movie is playing and playing times Get directions to movie from current location (e.g. mapquest) option to print

28 System Maps

29 System Maps - 1 WHAT? A hierarchical representation of all the possible states and routes through a user s interface Top level = entry screen Each available function represented somewhere on the hierarchy Related functions are grouped and represented at equal levels on system map Functionality gets more specific as you transverse down through hierarchy

30 System Maps -2 WHY? Use the system map to: WHEN? Understand the scope of the system Begin to specify functionality and relationships between functions Group similar functions on related screens Test usability After defining the tasks that the application will support and before designing screens for the system

31 System Maps - 3 HOW? 1. Conduct a task analysis to understand what the tool needs to do. 2. At top level: show primary choices the user has available to accomplish the task. 3. Each choice on the top level will branch to a lower level of the system map or enable the user to leave the application.

32 HOW? System Maps Use Post It notes again as in the task analysis to group related functions on separate pieces of paper which represent individual screens in you system. (Note: screen may be virtual or imaginary) 5. Each function should point to a route through the system which enables the user to accomplish the tasks.

33 HOW? (cont.) System Maps Cluster graphically related functions (this will help with screen layouts). 8. Provide a way to backtrack, go to other places, or to escape out of the system in a consistent manner. 9. Decide if the user needs a new screen to display new information without leaving current screen.

34 HOW? (cont.) System Maps Try out your system map with users: Can the find their way around? Can they do what they want to do?

35 SMIT System Map Main Menu Movie Titles Theaters Category Time Movies at theater x, y, z Directions Movies in category Movies by Time/Date Preview Clip Movie Summary Order Tickets Critic s Reviews Print Directions =primary screen =popup screen

36 See Kitchen Maestro System Map

37 Screen Designs

38

39

40

41

42

43 About Task Analysis & system maps Chicken & egg problems (what comes first..task analysis or system map) System maps need to show all functionality projected for system Only need to do detailed task analysis and screen designs for 3-4 of most critical functions/features Reasonable level of detail in task analysis

Kindle Add-In for Microsoft Word User Guide

Kindle Add-In for Microsoft Word User Guide Kindle Add-In for Microsoft Word User Guide version 0.97 Beta, 9/21/17 Contents 1 Introduction...2 1.1 Overview of Kindle Tab...2 2 Anatomy of a Kindle Book...3 3 Formatting Your Book...4 3.1 Getting Started...4

More information

Main Design Project. The Counter. Introduction. Macros. Procedure

Main Design Project. The Counter. Introduction. Macros. Procedure Main Design Project Introduction In order to gain some experience with using macros we will exploit some of the features of our boards to construct a counter that will count from 0 to 59 with the counts

More information

Sequential Storyboards introduces the storyboard as visual narrative that captures key ideas as a sequence of frames unfolding over time

Sequential Storyboards introduces the storyboard as visual narrative that captures key ideas as a sequence of frames unfolding over time Section 4 Snapshots in Time: The Visual Narrative What makes interaction design unique is that it imagines a person s behavior as they interact with a system over time. Storyboards capture this element

More information

Defining and Labeling Circuits and Electrical Phasing in PLS-CADD

Defining and Labeling Circuits and Electrical Phasing in PLS-CADD 610 N. Whitney Way, Suite 160 Madison, WI 53705 Phone: 608.238.2171 Fax: 608.238.9241 Email:info@powline.com URL: http://www.powline.com Defining and Labeling Circuits and Electrical Phasing in PLS-CADD

More information

ENGG2410: Digital Design Lab 5: Modular Designs and Hierarchy Using VHDL

ENGG2410: Digital Design Lab 5: Modular Designs and Hierarchy Using VHDL ENGG2410: Digital Design Lab 5: Modular Designs and Hierarchy Using VHDL School of Engineering, University of Guelph Fall 2017 1 Objectives: Start Date: Week #7 2017 Report Due Date: Week #8 2017, in the

More information

IJMIE Volume 2, Issue 3 ISSN:

IJMIE Volume 2, Issue 3 ISSN: Development of Virtual Experiment on Flip Flops Using virtual intelligent SoftLab Bhaskar Y. Kathane* Pradeep B. Dahikar** Abstract: The scope of this paper includes study and implementation of Flip-flops.

More information

In this paper, the issues and opportunities involved in using a PDA for a universal remote

In this paper, the issues and opportunities involved in using a PDA for a universal remote Abstract In this paper, the issues and opportunities involved in using a PDA for a universal remote control are discussed. As the number of home entertainment devices increases, the need for a better remote

More information

Using different reference quantities in ArtemiS SUITE

Using different reference quantities in ArtemiS SUITE 06/17 in ArtemiS SUITE ArtemiS SUITE allows you to perform sound analyses versus a number of different reference quantities. Many analyses are calculated and displayed versus time, such as Level vs. Time,

More information

Risk Risk Title Severity (1-10) Probability (0-100%) I FPGA Area II Timing III Input Distortion IV Synchronization 9 60

Risk Risk Title Severity (1-10) Probability (0-100%) I FPGA Area II Timing III Input Distortion IV Synchronization 9 60 Project Planning Introduction In this section, the plans required for completing the project from start to finish are described. The risk analysis section of this project plan will describe the potential

More information

Altera s Max+plus II Tutorial

Altera s Max+plus II Tutorial Altera s Max+plus II Tutorial Written by Kris Schindler To accompany Digital Principles and Design (by Donald D. Givone) 8/30/02 1 About Max+plus II Altera s Max+plus II is a powerful simulation package

More information

Prototyping and construction

Prototyping and construction Computer Aspect of HCI Prototyping techniques Prototyping and construction What is a prototype? Why prototype? Different kinds of prototyping low fidelity high fidelity Compromises in prototyping Construction

More information

SIDRA INTERSECTION 8.0 UPDATE HISTORY

SIDRA INTERSECTION 8.0 UPDATE HISTORY Akcelik & Associates Pty Ltd PO Box 1075G, Greythorn, Vic 3104 AUSTRALIA ABN 79 088 889 687 For all technical support, sales support and general enquiries: support.sidrasolutions.com SIDRA INTERSECTION

More information

Devices in our

Devices in our Devices in our school @2015 Junior School Years 0-6 Junior School Years K-6 ipad minis Y0-3 ipads Class Y4-6 ipads K-3 BYOD Tablets Y4-6 Middle School Years 7-10 Middle School Years 7-10 ipads Y7 ipads

More information

User Guide. S-Curve Tool

User Guide. S-Curve Tool User Guide for S-Curve Tool Version 1.0 (as of 09/12/12) Sponsored by: Naval Center for Cost Analysis (NCCA) Developed by: Technomics, Inc. 201 12 th Street South, Suite 612 Arlington, VA 22202 Points

More information

Main Design Project. The Counter. Introduction. Macros. Procedure

Main Design Project. The Counter. Introduction. Macros. Procedure Main Design Project Introduction In order to gain some experience with using macros we will exploit some of the features of our boards to construct a counter that will count from 0 to 59 with the counts

More information

PCIe: EYE DIAGRAM ANALYSIS IN HYPERLYNX

PCIe: EYE DIAGRAM ANALYSIS IN HYPERLYNX PCIe: EYE DIAGRAM ANALYSIS IN HYPERLYNX w w w. m e n t o r. c o m PCIe: Eye Diagram Analysis in HyperLynx PCI Express Tutorial This PCI Express tutorial will walk you through time-domain eye diagram analysis

More information

Welcome to Interface Aesthetics 2008! Interface Aesthetics 01/28/08

Welcome to Interface Aesthetics 2008! Interface Aesthetics 01/28/08 Welcome to Interface Aesthetics 2008! Kimiko Ryokai Daniela Rosner OUTLINE What is aesthetics? What is design? What is this course about? INTRODUCTION Why interface aesthetics? INTRODUCTION Why interface

More information

Mosaic 1.1 Progress Report April, 2010

Mosaic 1.1 Progress Report April, 2010 1 Milestones Achieved Mosaic 1.1 Progress Report April, 2010 A final design review was held for the electrical component of the project. The test Dewar is complete and e2v devices have been installed for

More information

Thesis statements are like movie trailers. Movie Trailer #3:

Thesis statements are like movie trailers. Movie Trailer #3: Golden1 Name: Time: Class: Thesis Statements Thesis statements are like movie trailers. Just think about it- When you are watching TV or at the movie theater and a preview comes on, you expect it to be

More information

(12) United States Patent

(12) United States Patent (12) United States Patent Sims USOO6734916B1 (10) Patent No.: US 6,734,916 B1 (45) Date of Patent: May 11, 2004 (54) VIDEO FIELD ARTIFACT REMOVAL (76) Inventor: Karl Sims, 8 Clinton St., Cambridge, MA

More information

Design for Testability

Design for Testability TDTS 01 Lecture 9 Design for Testability Zebo Peng Embedded Systems Laboratory IDA, Linköping University Lecture 9 The test problems Fault modeling Design for testability techniques Zebo Peng, IDA, LiTH

More information

Real-Time Technology is the Future of Film and Television Production

Real-Time Technology is the Future of Film and Television Production Why Real-Time Technology is the Future of Film and Television Production UNREAL ENGINE PREMISE As artistic demands on computer graphic technologies continue to increase in the face of ever-tightening schedules

More information

COE328 Course Outline. Fall 2007

COE328 Course Outline. Fall 2007 COE28 Course Outline Fall 2007 1 Objectives This course covers the basics of digital logic circuits and design. Through the basic understanding of Boolean algebra and number systems it introduces the student

More information

LC 150, Reading Film: Introduction to Film Studies Department of Languages, Literature, and Cultures, Fall 2018

LC 150, Reading Film: Introduction to Film Studies Department of Languages, Literature, and Cultures, Fall 2018 LC 150, Reading Film: Introduction to Film Studies Department of Languages, Literature, and Cultures, Fall 2018 Lola rennt, Tom Tykwer, 1998 Professor Caroline Wiedmer Office LAC 6 Office Hours M/T, 12:00-13:00,

More information

Appendix D. UW DigiScope User s Manual. Willis J. Tompkins and Annie Foong

Appendix D. UW DigiScope User s Manual. Willis J. Tompkins and Annie Foong Appendix D UW DigiScope User s Manual Willis J. Tompkins and Annie Foong UW DigiScope is a program that gives the user a range of basic functions typical of a digital oscilloscope. Included are such features

More information

CHAPTER 3 EXPERIMENTAL SETUP

CHAPTER 3 EXPERIMENTAL SETUP CHAPTER 3 EXPERIMENTAL SETUP In this project, the experimental setup comprised of both hardware and software. Hardware components comprised of Altera Education Kit, capacitor and speaker. While software

More information

Housing Inventory Setup Guide

Housing Inventory Setup Guide The following guide should allow users with residential programs to become more familiar with the inventory setup and maintenance functions within the PA HMIS/Client Track system. This guide will walk

More information

A HIGHLY INTERACTIVE SYSTEM FOR PROCESSING LARGE VOLUMES OF ULTRASONIC TESTING DATA. H. L. Grothues, R. H. Peterson, D. R. Hamlin, K. s.

A HIGHLY INTERACTIVE SYSTEM FOR PROCESSING LARGE VOLUMES OF ULTRASONIC TESTING DATA. H. L. Grothues, R. H. Peterson, D. R. Hamlin, K. s. A HIGHLY INTERACTIVE SYSTEM FOR PROCESSING LARGE VOLUMES OF ULTRASONIC TESTING DATA H. L. Grothues, R. H. Peterson, D. R. Hamlin, K. s. Pickens Southwest Research Institute San Antonio, Texas INTRODUCTION

More information

Memory, Latches, & Registers

Memory, Latches, & Registers Memory, Latches, & Registers 1) Structured Logic Arrays 2) Memory Arrays 3) Transparent Latches 4) How to save a few bucks at toll booths 5) Edge-triggered Registers L13 Memory 1 General Table Lookup Synthesis

More information

Level and edge-sensitive behaviour

Level and edge-sensitive behaviour Level and edge-sensitive behaviour Asynchronous set/reset is level-sensitive Include set/reset in sensitivity list Put level-sensitive behaviour first: process (clock, reset) is begin if reset = '0' then

More information

KPI and SLA regime: June 2015 performance summary Ref Apr 15 May 15 Jun 15 Target Description KPI A 100% 100% 100% 99% green

KPI and SLA regime: June 2015 performance summary Ref Apr 15 May 15 Jun 15 Target Description KPI A 100% 100% 100% 99% green KPI and SLA regime: June 2015 performance summary Ref Apr 15 May 15 Jun 15 Target Description KPI A 100% 100% 100% 99% green 98% amber Service Restoration within 10 working days where household is a primary

More information

INTRODUCTION AND FEATURES

INTRODUCTION AND FEATURES INTRODUCTION AND FEATURES www.datavideo.com TVS-1000 Introduction Virtual studio technology is becoming increasingly popular. However, until now, there has been a split between broadcasters that can develop

More information

Boolean, 1s and 0s stuff: synthesis, verification, representation This is what happens in the front end of the ASIC design process

Boolean, 1s and 0s stuff: synthesis, verification, representation This is what happens in the front end of the ASIC design process (Lec 11) From Logic To Layout What you know... Boolean, 1s and 0s stuff: synthesis, verification, representation This is what happens in the front end of the ASIC design process High-level design description

More information

Trigger Cost & Schedule

Trigger Cost & Schedule Trigger Cost & Schedule Wesley Smith, U. Wisconsin CMS Trigger Project Manager DOE/NSF Review May 9, 2001 1 Baseline L4 Trigger Costs From April '00 Review -- 5.69 M 3.96 M 1.73 M 2 Calorimeter Trig. Costs

More information

WBS Trigger. Wesley Smith, U. Wisconsin CMS Trigger Project Manager. DOE/NSF Review April 11, 2000

WBS Trigger. Wesley Smith, U. Wisconsin CMS Trigger Project Manager. DOE/NSF Review April 11, 2000 WBS 3.1 - Trigger Wesley Smith, U. Wisconsin CMS Trigger Project Manager DOE/NSF Review April 11, 2000 US CMS DOE/NSF Review, April 11-13, 2000 1 Outline Overview of Calorimeter Trigger Calorimeter Trigger

More information

Character Users Guide

Character Users Guide Cha r a c t e r Us e r sgui de Character Users Guide Metric Halo $Revision: 1619 $ Publication date $Date: 2012-02-10 20:41:00-0400 (Friday, 10 Feb 2012) $ Copyright 2011 Metric Halo Table of Contents

More information

Receiver Integration Note

Receiver Integration Note ELAN Home Systems Life Just Got Better Receiver Integration Note Manufacturer: Model Number(s): Controller Core Module: Denon Document Revision Date: 1/30/2012 OVERVIEW AND SUPPORTED FEATURES AVR-1912,

More information

Next Generation Software Solution for Sound Engineering

Next Generation Software Solution for Sound Engineering Next Generation Software Solution for Sound Engineering HEARING IS A FASCINATING SENSATION ArtemiS SUITE ArtemiS SUITE Binaural Recording Analysis Playback Troubleshooting Multichannel Soundscape ArtemiS

More information

KPI and SLA regime: September 2015 performance summary

KPI and SLA regime: September 2015 performance summary OB31 Paper 07 KPI Report (September) KPI and SLA regime: September 2015 performance summary Ref Jul 15 Aug 15 Sep 15 Target Description KPI A 100% 99.87% 100% 99% green 98% amber Service Restoration within

More information

Need to Know Notation with Kathy Maskell and Shana Kirk. National Conference on Keyboard Pedagogy August 1, 2007

Need to Know Notation with Kathy Maskell and Shana Kirk. National Conference on Keyboard Pedagogy August 1, 2007 Need to Know Notation with Kathy Maskell and Shana Kirk National Conference on Keyboard Pedagogy August 1, 2007 Kathy Maskell Kathy Maskell is owner, artistic director and piano instructor at MusicWorks,

More information

Movie tickets online ordering platform

Movie tickets online ordering platform Movie tickets online ordering platform Jack Wang Department of Industrial Engineering and Engineering Management, National Tsing Hua University, 101, Sec. 2, Kuang-Fu Road, Hsinchu, 30013, Taiwan Abstract

More information

Channel calculation with a Calculation Project

Channel calculation with a Calculation Project 03/17 Using channel calculation The Calculation Project allows you to perform not only statistical evaluations, but also channel-related operations, such as automated post-processing of analysis results.

More information

EECS 427 Discussion 1

EECS 427 Discussion 1 EECS 427 Discussion 1 Tuesday, September 9, 2008 1 1 Administrative Stuff CAD1 due yesterday Homework 1 due Thursday, beginning of lecture Homework 2 due week from today Sept. 16 Due at beginning of Tuesday

More information

VINTAGE STOMP PACKAGE Owner s Manual

VINTAGE STOMP PACKAGE Owner s Manual VINTAGE STOMP PACKAGE Owner s Manual What Are ADD-ON EFFECTS? ADD-ON EFFECTS are software packages that install additional high-quality effects programs on digital consoles. What is the Vintage Stomp Package?

More information

VHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress

VHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress VHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress Nor Zaidi Haron Ayer Keroh +606-5552086 zaidi@utem.edu.my Masrullizam Mat Ibrahim Ayer Keroh +606-5552081 masrullizam@utem.edu.my

More information

Trusted 40 Channel Analogue Input FTA

Trusted 40 Channel Analogue Input FTA PD-T8830 Trusted Trusted 40 Channel Analogue Input FTA Product Overview The Trusted 40 Channel Analogue Input Field Termination Assembly (FTA) T8830 is designed to act as the main interface between a field

More information

Xpedition Layout for Package Design. Student Workbook

Xpedition Layout for Package Design. Student Workbook Student Workbook 2017 Mentor Graphics Corporation All rights reserved. This document contains information that is trade secret and proprietary to Mentor Graphics Corporation or its licensors and is subject

More information

The Curve of the Earth An electric score for solo network instrument with optional observations

The Curve of the Earth An electric score for solo network instrument with optional observations The Curve of the Earth An electric score for solo network instrument with optional observations Electric Score This score should be as long as it can be made in a single sheet of paper: a long scroll.

More information

Optimizing area of local routing network by reconfiguring look up tables (LUTs)

Optimizing area of local routing network by reconfiguring look up tables (LUTs) Vol.2, Issue.3, May-June 2012 pp-816-823 ISSN: 2249-6645 Optimizing area of local routing network by reconfiguring look up tables (LUTs) Sathyabhama.B 1 and S.Sudha 2 1 M.E-VLSI Design 2 Dept of ECE Easwari

More information

LABWORK: SATELLITE ORBITS AND LINK BUDGETS

LABWORK: SATELLITE ORBITS AND LINK BUDGETS LABWORK: SATELLITE ORBITS AND LINK BUDGETS This course contains some virtual labwork conducted in industry-standard satellite communications simulation software. The aim of this labwork is to give students

More information

Personality Portrait. Joyce Ma and Fay Dearborn. November 2005

Personality Portrait. Joyce Ma and Fay Dearborn. November 2005 Personality Portrait Joyce Ma and Fay Dearborn November 2005 Keywords: 1 Mind Formative Evaluation Personality Portrait Joyce Ma and Fay

More information

passport guide user manual

passport guide user manual passport guide user manual Copyright 2011 Rovi Corporation. All rights reserved. Rovi and the Rovi logo are trademarks of Rovi Corporation. Passport is a registered trademark of Rovi Corporation and/or

More information

Static Timing Analysis for Nanometer Designs

Static Timing Analysis for Nanometer Designs J. Bhasker Rakesh Chadha Static Timing Analysis for Nanometer Designs A Practical Approach 4y Spri ringer Contents Preface xv CHAPTER 1: Introduction / 1.1 Nanometer Designs 1 1.2 What is Static Timing

More information

Timing EECS141 EE141. EE141-Fall 2011 Digital Integrated Circuits. Pipelining. Administrative Stuff. Last Lecture. Latch-Based Clocking.

Timing EECS141 EE141. EE141-Fall 2011 Digital Integrated Circuits. Pipelining. Administrative Stuff. Last Lecture. Latch-Based Clocking. EE141-Fall 2011 Digital Integrated Circuits Lecture 2 Clock, I/O Timing 1 4 Administrative Stuff Pipelining Project Phase 4 due on Monday, Nov. 21, 10am Homework 9 Due Thursday, December 1 Visit to Intel

More information

Lecture 23 Design for Testability (DFT): Full-Scan (chapter14)

Lecture 23 Design for Testability (DFT): Full-Scan (chapter14) Lecture 23 Design for Testability (DFT): Full-Scan (chapter14) Definition Ad-hoc methods Scan design Design rules Scan register Scan flip-flops Scan test sequences Overheads Scan design system Summary

More information

specifications of your design. Generally, this component will be customized to meet the specific look of the broadcaster.

specifications of your design. Generally, this component will be customized to meet the specific look of the broadcaster. GameTrak Ticker GameTrak Ticker is a turnkey system that provides for the on-air display of sports data in a ticker type display. Typically, the GameTrak Ticker graphics appear as a lower third graphic

More information

VID_OVERLAY. Digital Video Overlay Module Rev Key Design Features. Block Diagram. Applications. Pin-out Description

VID_OVERLAY. Digital Video Overlay Module Rev Key Design Features. Block Diagram. Applications. Pin-out Description Key Design Features Block Diagram Synthesizable, technology independent VHDL IP Core Video overlays on 24-bit RGB or YCbCr 4:4:4 video Supports all video resolutions up to 2 16 x 2 16 pixels Supports any

More information

Secondary Sources and Efficient Legal Research

Secondary Sources and Efficient Legal Research P a g e 1 Secondary Sources and Efficient Legal Research Summary: Consulting a secondary source is an important first step for most legal research projects, yet it is also one that many practitioners neglect,

More information

Experiment # 4 Counters and Logic Analyzer

Experiment # 4 Counters and Logic Analyzer EE20L - Introduction to Digital Circuits Experiment # 4. Synopsis: Experiment # 4 Counters and Logic Analyzer In this lab we will build an up-counter and a down-counter using 74LS76A - Flip Flops. The

More information

Come & Join Us at VUSTUDENTS.net

Come & Join Us at VUSTUDENTS.net Come & Join Us at VUSTUDENTS.net For Assignment Solution, GDB, Online Quizzes, Helping Study material, Past Solved Papers, Solved MCQs, Current Papers, E-Books & more. Go to http://www.vustudents.net and

More information

Obtain Power Measurements of a DOCSIS Downstream Signal Using a Spectrum Analyzer

Obtain Power Measurements of a DOCSIS Downstream Signal Using a Spectrum Analyzer Obtain Power Measurements of a DOCSIS Downstream Signal Using a Spectrum Analyzer Document ID: 47064 Contents Introduction Prerequisites Requirements Components Used Disclaimer Conventions Understanding

More information

Introduction to Aspect Signaling with JMRI/PanelPro

Introduction to Aspect Signaling with JMRI/PanelPro Introduction to Aspect Signaling with JMRI/PanelPro Dick Bronson - RR CirKits, Inc. Clinics in this series: Introduction to Aspect Signaling with JMRI/PanelPro 4:00 PM, Wednesday, July 6th Aspect Based

More information

CLA MixHub. User Guide

CLA MixHub. User Guide CLA MixHub User Guide Contents Introduction... 3 Components... 4 Views... 4 Channel View... 5 Bucket View... 6 Quick Start... 7 Interface... 9 Channel View Layout..... 9 Bucket View Layout... 10 Using

More information

Prototyping an ASIC with FPGAs. By Rafey Mahmud, FAE at Synplicity.

Prototyping an ASIC with FPGAs. By Rafey Mahmud, FAE at Synplicity. Prototyping an ASIC with FPGAs By Rafey Mahmud, FAE at Synplicity. With increased capacity of FPGAs and readily available off-the-shelf prototyping boards sporting multiple FPGAs, it has become feasible

More information

Technology Proficient for Creating

Technology Proficient for Creating Technology Proficient for Creating Intent of the Model Cornerstone Assessments Model Cornerstone Assessments (MCAs) in music assessment frameworks to be used by music teachers within their school s curriculum

More information

NOTICE. (Formulated under the cognizance of the CTA R4.8 DTV Interface Subcommittee.)

NOTICE. (Formulated under the cognizance of the CTA R4.8 DTV Interface Subcommittee.) ANSI/CTA Standard DTV 1394 Interface Specification ANSI/CTA-775-C R-2013 (Formerly ANSI/CEA-775-C R-2013) September 2008 NOTICE Consumer Technology Association (CTA) Standards, Bulletins and other technical

More information

How to cite a website within text apa style. How to cite a website within text apa style.zip

How to cite a website within text apa style. How to cite a website within text apa style.zip How to cite a website within text apa style How to cite a website within text apa style.zip Provides APA Style guidelines on citing web pages that don't specify an author. APA Citation Examples. Based

More information

Audio Design Associates (ADA)

Audio Design Associates (ADA) Manufacturer: Audio Design Associates (ADA) Integration Note Model Number(s): Tune Suite (Quadritune) Core Module Version: Comments: Quadritune v2.2, TFM-1 v2.1, HDM-1 v3.2, XM v2.01, Sirius v1.0 Document

More information

Design Document Ira Bray

Design Document Ira Bray Description of the Instructional Problem In most public libraries volunteers play an important role in supporting staff. The volunteer services can be varied, some involve Friends of the Library book sales

More information

iii Table of Contents

iii Table of Contents i iii Table of Contents Display Setup Tutorial....................... 1 Launching Catalyst Control Center 1 The Catalyst Control Center Wizard 2 Enabling a second display 3 Enabling A Standard TV 7 Setting

More information

Tutorial 11 ChipscopePro, ISE 10.1 and Xilinx Simulator on the Digilent Spartan-3E board

Tutorial 11 ChipscopePro, ISE 10.1 and Xilinx Simulator on the Digilent Spartan-3E board Tutorial 11 ChipscopePro, ISE 10.1 and Xilinx Simulator on the Digilent Spartan-3E board Introduction This lab will be an introduction on how to use ChipScope for the verification of the designs done on

More information

Power Device Analysis in Design Flow for Smart Power Technologies

Power Device Analysis in Design Flow for Smart Power Technologies Power Device Analysis in Design Flow for Smart Power Technologies A.Bogani, P.Cacciagrano, G.Ferre`, L.Paciaroni, M.Verga ST Microelectronics, via Tolomeo 1 Cornaredo 20010, Milano, Italy M.Ershov,Y.Feinberg

More information

Blockbuster Advertising Campaign By Cara Smith, Chi Kalu, Bill Citro, Tomoka Aono

Blockbuster Advertising Campaign By Cara Smith, Chi Kalu, Bill Citro, Tomoka Aono Blockbuster Advertising Campaign By Cara Smith, Chi Kalu, Bill Citro, Tomoka Aono I. Summary of Marketing Plan Client/Product Blockbuster is a DVD and video game rental chain. The company started in Dallas,

More information

Scan. This is a sample of the first 15 pages of the Scan chapter.

Scan. This is a sample of the first 15 pages of the Scan chapter. Scan This is a sample of the first 15 pages of the Scan chapter. Note: The book is NOT Pinted in color. Objectives: This section provides: An overview of Scan An introduction to Test Sequences and Test

More information

HD Leeza. Quick Setup Guide

HD Leeza. Quick Setup Guide Page 1 of 15 Model KD-HD1080P Key Digital Video Processor Quick Setup Guide Have a question or a technical issue with your set-up? Call the Key Digital Hotline at: 866-439-8988 or 203-798-7187 E-mail the

More information

Mortara X-Scribe Tango+ Interface Notes

Mortara X-Scribe Tango+ Interface Notes Mortara X-Scribe Tango+ Interface Notes To setup Tango+ with the X-Scribe stress system, simply follow the directions below. 1. Verify Correct RS-232 and ECG Trigger Cables RS-232 Cable used to communicate

More information

ADF-2 Production Readiness Review

ADF-2 Production Readiness Review ADF-2 Production Readiness Review Presented by D. Edmunds 11-FEB-2005 The ADF-2 circuit board is part of the new Run IIB Level 1 Calorimeter Trigger. The purpose of this note is to provide the ADF-2 Production

More information

Lists of Structures. CS 5010 Program Design Paradigms Bootcamp Lesson 4.3

Lists of Structures. CS 5010 Program Design Paradigms Bootcamp Lesson 4.3 Lists of Structures CS 5010 Program Design Paradigms Bootcamp Lesson 4.3 Mitchell Wand, 2012-2017 This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License. 1 Introduction

More information

Topic: Instructional David G. Thomas December 23, 2015

Topic: Instructional David G. Thomas December 23, 2015 Procedure to Setup a 3ɸ Linear Motor This is a guide to configure a 3ɸ linear motor using either analog or digital encoder feedback with an Elmo Gold Line drive. Topic: Instructional David G. Thomas December

More information

MultiSpec Tutorial: Visualizing Growing Degree Day (GDD) Images. In this tutorial, the MultiSpec image processing software will be used to:

MultiSpec Tutorial: Visualizing Growing Degree Day (GDD) Images. In this tutorial, the MultiSpec image processing software will be used to: MultiSpec Tutorial: Background: This tutorial illustrates how MultiSpec can me used for handling and analysis of general geospatial images. The image data used in this example is not multispectral data

More information

PART 6 - Central Office Services 1st Revised Sheet 1 SECTION 7 - Digital Transport Services Replacing Original Sheet 1

PART 6 - Central Office Services 1st Revised Sheet 1 SECTION 7 - Digital Transport Services Replacing Original Sheet 1 PART 6 - Central Office Services 1st Revised Sheet 1 SECTION 7 - Digital Transport Services Replacing Original Sheet 1 Material now appears in Part 20, Section 6, Sheet 18. ATT TN KS-16-0028 Effective:

More information

KPI and SLA regime: November 2016 performance summary

KPI and SLA regime: November 2016 performance summary KPI and SLA regime: November 2016 performance summary OB46 Paper 06a KPI Report Ref Sep 16 Oct 16 Nov 16 Target Description KPI A 100% 100% 100% 99% green 98% amber Service Restoration within 10 working

More information

Start of DTV Transition 600 MHz repacking

Start of DTV Transition 600 MHz repacking Start of DTV Transition 600 MHz repacking April 21, 2017 Building a prosperous and innovative Canada Brief Recap of Prior Presentations DTV Application Process 600 MHz Repacking (Nov. 21, 2016) Application

More information

Three large LCD cockpit concept for retrofit applications

Three large LCD cockpit concept for retrofit applications Nationaal Lucht- en Ruimtevaartlaboratorium National Aerospace Laboratory NLR Three large LCD cockpit concept for retrofit applications A.J.C. de Reus, N. de Gelder and L. Lacoste* * Thales Avionics This

More information

Solutions to Embedded System Design Challenges Part II

Solutions to Embedded System Design Challenges Part II Solutions to Embedded System Design Challenges Part II Time-Saving Tips to Improve Productivity In Embedded System Design, Validation and Debug Hi, my name is Mike Juliana. Welcome to today s elearning.

More information

Analyzing Modulated Signals with the V93000 Signal Analyzer Tool. Joe Kelly, Verigy, Inc.

Analyzing Modulated Signals with the V93000 Signal Analyzer Tool. Joe Kelly, Verigy, Inc. Analyzing Modulated Signals with the V93000 Signal Analyzer Tool Joe Kelly, Verigy, Inc. Abstract The Signal Analyzer Tool contained within the SmarTest software on the V93000 is a versatile graphical

More information

Agenda. 1. Journal Entry 2. Man Video: Precis Chart, Rhetorical Precis 3. Article: Precis Chart, Rhetorical Precis 4.

Agenda. 1. Journal Entry 2. Man Video: Precis Chart, Rhetorical Precis 3. Article: Precis Chart, Rhetorical Precis 4. Environmental Unit Agenda 1. Journal Entry 2. Man Video: Precis Chart, Rhetorical Precis 3. Article: Precis Chart, Rhetorical Precis 4. Group Article Journal Entry Watch the video clip and then answer

More information

A Model and an Interactive System for Plot Composition and Adaptation, based on Plan Recognition and Plan Generation

A Model and an Interactive System for Plot Composition and Adaptation, based on Plan Recognition and Plan Generation 14 1 Introduction Stories or narratives are shared in every culture as means of entertainment, education, and preservation of culture. Storytelling is a central aspect of human life. Schank [1990] writes

More information

Speech Recognition and Signal Processing for Broadcast News Transcription

Speech Recognition and Signal Processing for Broadcast News Transcription 2.2.1 Speech Recognition and Signal Processing for Broadcast News Transcription Continued research and development of a broadcast news speech transcription system has been promoted. Universities and researchers

More information

Editing Reference Types & Styles: Macintosh. EndNote Support & Training October 2017

Editing Reference Types & Styles: Macintosh. EndNote Support & Training October 2017 Editing Reference Types & Styles: Macintosh EndNote Support & Training October 2017 EndNote X8 Editing Reference Types & Styles: Macintosh 1 October 18, 2017 Introduction One of the most powerful features

More information

This Unit may form part of a National Qualification Group Award or may be offered on a free standing basis.

This Unit may form part of a National Qualification Group Award or may be offered on a free standing basis. National Unit Specification: general information CODE F5JJ 11 SUMMARY The Unit is intended for candidates with little or no prior knowledge of Analogue or Digital Electronic Circuits. It provides an opportunity

More information

6.3 Sequential Circuits (plus a few Combinational)

6.3 Sequential Circuits (plus a few Combinational) 6.3 Sequential Circuits (plus a few Combinational) Logic Gates: Fundamental Building Blocks Introduction to Computer Science Robert Sedgewick and Kevin Wayne Copyright 2005 http://www.cs.princeton.edu/introcs

More information

Testing Sequential Logic. CPE/EE 428/528 VLSI Design II Intro to Testing (Part 2) Testing Sequential Logic (cont d) Testing Sequential Logic (cont d)

Testing Sequential Logic. CPE/EE 428/528 VLSI Design II Intro to Testing (Part 2) Testing Sequential Logic (cont d) Testing Sequential Logic (cont d) Testing Sequential Logic CPE/EE 428/528 VLSI Design II Intro to Testing (Part 2) Electrical and Computer Engineering University of Alabama in Huntsville In general, much more difficult than testing combinational

More information

Usability testing of an Electronic Programme Guide and Interactive TV applications

Usability testing of an Electronic Programme Guide and Interactive TV applications Usability testing of an Electronic Programme Guide and Interactive TV applications Pedro Concejero, Santiago Gil, Rocío Ramos, José Antonio Collado, Miguel Ángel Castellanos Human Factors Group. Telefónica

More information

Combinational vs Sequential

Combinational vs Sequential Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs Changing inputs changes outputs No regard for previous inputs

More information

Dick And Jane: Fun With Dick And Jane By Not Available (NA) READ ONLINE

Dick And Jane: Fun With Dick And Jane By Not Available (NA) READ ONLINE Dick And Jane: Fun With Dick And Jane By Not Available (NA) READ ONLINE If searched for the ebook Dick and Jane: Fun with Dick and Jane by Not Available (NA) in pdf form, then you've come to faithful website.

More information

Multi-Purpose Auditorium Sound Reinforcement System Design ECE Spring Zach Vander Missen Muhammad Farooq Garrett McMindes

Multi-Purpose Auditorium Sound Reinforcement System Design ECE Spring Zach Vander Missen Muhammad Farooq Garrett McMindes Multi-Purpose Auditorium Sound Reinforcement System Design ECE 40020 Spring 2016 Zach Vander Missen Muhammad Farooq Garrett McMindes Outline Primary System Design Constraints Venue Illustration System

More information

CSE140L: Components and Design Techniques for Digital Systems Lab. CPU design and PLDs. Tajana Simunic Rosing. Source: Vahid, Katz

CSE140L: Components and Design Techniques for Digital Systems Lab. CPU design and PLDs. Tajana Simunic Rosing. Source: Vahid, Katz CSE140L: Components and Design Techniques for Digital Systems Lab CPU design and PLDs Tajana Simunic Rosing Source: Vahid, Katz 1 Lab #3 due Lab #4 CPU design Today: CPU design - lab overview PLDs Updates

More information

How to Obtain a Good Stereo Sound Stage in Cars

How to Obtain a Good Stereo Sound Stage in Cars Page 1 How to Obtain a Good Stereo Sound Stage in Cars Author: Lars-Johan Brännmark, Chief Scientist, Dirac Research First Published: November 2017 Latest Update: November 2017 Designing a sound system

More information

Lecture 23 Design for Testability (DFT): Full-Scan

Lecture 23 Design for Testability (DFT): Full-Scan Lecture 23 Design for Testability (DFT): Full-Scan (Lecture 19alt in the Alternative Sequence) Definition Ad-hoc methods Scan design Design rules Scan register Scan flip-flops Scan test sequences Overheads

More information