Detail at scale in performance analysis
|
|
- Jody Copeland
- 5 years ago
- Views:
Transcription
1 Detail at scale in performance analysis Jesus Labarta Director Computer Sciences Dept. BSC Outline On the title Performance analysis Scale Detail Some examples Visualizing variability Relevant information Instrumentation and sampling Jesus Labarta, EuroMPI, September
2 Performance analysis tools objective Generate nice color plots Who can I blame? Jesus Labarta, Detail@scale, EuroMPI, September Performance analysis tools objective Fly with instruments How is my application performing? Can I describe it in a simple way? Quantitatively? Is there anything I can do to improve its performance What? Preferably with minimum effort/cost Understand our systems Jesus Labarta, Detail@scale, EuroMPI, September
3 Scale and Detail: typical perception Scalability: It is all about size Space: #cores Time Detail: Granularity / #metrics Routine loop lines Metrics: time, message sizes, hardware counters, Size x Detail unmanageable. Scalability problem!!! drop detail Main practices: Data handling mechanisms (i.e. parallelize the tool) Profiles, aggregates, Jesus Labarta, Detail@scale, EuroMPI, September Performance analysis tools objective Fly with instruments How is my application performing? Can I describe it in a simple way? Quantitatively? Is there anything I can do to improve its performance What? Preferably with minimum effort/cost Understand our systems Information, not data Jesus Labarta, Detail@scale, EuroMPI, September
4 This talk Scalability is more an issue of dynamic range than absolute size Details ARE important To understand variability in space and time Microscopic causes of macroscopic effect We need to be able to handle/measure/analyze different levels of detail Some example techniques Jesus Labarta, EuroMPI, September Scalability Scalability is more an issue of dynamic range than absolute size 10 6 Is more a matter of intelligence (data processing) than force (data handling) First what functionality is useful, then how far can I go in size Many performance issues do give signs at small sizes (other suddenly appear at a given size) Jesus Labarta, Detail@scale, EuroMPI, September
5 CEPBA tools framework XML control Valgrind Extrae Trace handling & display Simulators Open Source (Linux and windows) MRNET Dyninst,, PAPI.prv Time Analysis, filters.prv +.pcf Paraver.cfg.trf DIMEMAS VENUS (IBM-ZRL) how2gen.xml Stats Gen.viz.cube.xls.txt Machine description Instr. Level Simulators PeekPerf Data Display Tools Jesus Labarta, EuroMPI, September The butterfly effect Sensitivity to initial conditions Huge impacts of small causes High non linearities with accumulative effects a Does the flap of a butterfly s wings in Brazil set off a tornado in Texas? Common in computer systems behavior Jesus Labarta, Detail@scale, EuroMPI, September
6 Interconnects a valley of butterflies 512 nodes, 4MB Dependence on appl. phase (comm. Pattern) 64 nodes, G=8, 4MB External contention Internal contention All2all - 32 Bubble propagation Propagation of internal contention 1μs delay in arrival 1.5 ms longer call duration Protocol /data messages interaction in adapter Jesus Labarta, Detail@scale, EuroMPI, September Examples Analyzing variability Histograms Scatter plots hardware counts: all in one Can be done at scale: Selective data emission Communication, Load balance, micro load imbalance, OS noise Sampling + instrumentation Jesus Labarta, Detail@scale, EuroMPI, September
7 Visualizing variability Jesus Labarta, EuroMPI, September Visualizing variability: Histograms Variability is out there, often more than we are aware of. (i.e. Load balance) Histograms of any metric Useful Duration IPC SPECFEM3D Instructions L2 miss ratio Courtesy Dimitri Komatitsch Jesus Labarta, EuroMPI, September
8 Visualizing variability: Histograms Six months later. Useful Duration IPC Instructions L2 miss ratio Jesus Labarta, EuroMPI, September Visualizing variability: scatter plots Burst = continuous computation region between exit of an MPI call and entry to the next, instrumented routine, Scatter plot on some relevant metrics Instructions: idea of computational complexity, computational load imbalance, IPC: Idea of absolute performance and performance imbalance Automatically Identify clusters SPECFEM3D GROMACS WRF Jesus Labarta, Detail@scale, EuroMPI, September
9 Visualizing variability: scatter plots Time/space Distribution cores Jesus Labarta, EuroMPI, September Detail as completeness of metrics Limited set Hardware counters How can we have a complete/precise/accurate characterization of hardware counters for the different regions of a program? From a single run? Jesus Labarta, Detail@scale, EuroMPI, September
10 Emmiting relevant information Jesus Labarta, EuroMPI, September Emitting relevant data Detail for what is important, software counters(*) for what is not that important What is important? First order approach: Computation!!! MPI: a gas. Fills whatever space you give it. Very often not the major cause of problems Major computation bursts (i.e. > X ms) Entry and exit timestamps and hardware counters Communication phases. Software counters: # MPI calls, aggregated bytes, %time in MPI, (*) Jesús Labarta, Judit Giménez, Eloy Martínez, Pedro González, Harald Servat, Germán Llort, Xavier Aguilar: Scalability of tracing and visualization tools, PARCO 2005 Jesus Labarta, Detail@scale, EuroMPI, September
11 GADGET Case BGP 1024 processes 6,000 5,000 4,000 3,000 2,000 Speedup Useful duration % MPI time 1,000 0, processors S(P) Model density.c gravtree.c 246 hydra.c Speedup 0 transpose_mpi.c 385 pm_periodic.c # collectives Collective bytes # p2p p2p bytes p2p BW Jesus Labarta, Detail@scale, EuroMPI, September GADGET Case BGP 2048 processes 6,000 5,000 4,000 3,000 2,000 Speedup Useful duration % MPI time 1,000 0, processors S(P) Model Speedup 0 transpose_mpi.c pm_periodic.c 188 hydra.c 167 density.c gravtree.c # collectives Collective bytes # p2p p2p bytes p2p BW Jesus Labarta, Detail@scale, EuroMPI, September
12 GADGET Case BGP 4096 processes 6,000 5,000 4,000 3,000 2,000 Speedup Useful duration % MPI time 1,000 0, processors S(P) Model density.c gravtree.c 246 hydra.c Speedup 0 transpose_mpi.c 385 pm_periodic.c # collectives Collective bytes # p2p p2p bytes p2p BW Jesus Labarta, Detail@scale, EuroMPI, September jugene 1 iteration 8K cores 12K cores 16K cores Jesus Labarta, Detail@scale, EuroMPI, September
13 jugene network traffic Bytes on X dimension Imbalance on link/direction utilization will limit communication performance Bytes on Y dimension Bytes on Z dimension Bytes on 3 dimensions 400K Jesus Labarta, Detail@scale, EuroMPI, September jugene - Detailed network traffic Zoomed region in previous slide Collective send bytes 110K Bytes out of node 400K How much network bandwidth do we need? Can we improve the way we manage and use networks? Bandwidth <15MB/s Jesus Labarta, Detail@scale, EuroMPI, September
14 jaguar Jacobian KSPSolve Color indicates cluster ID Length indicates computation burst length Outliers as small as ~0 seconds! K. Huck et all. Analysis of PFLOTRAN on Jaguar CScADS Workshop on Performance Tools for Petascale Computing August 2-5, 2010 Jesus Labarta, Detail@scale, EuroMPI, September Jaguar: OS noise impact Default (pin to core) 488 seconds Explicit Pin to Core ( fastest ) 463 seconds Color indicates Cycles per microsecond Pin to CPU (NUMA) 455 seconds No pinning (slowest) 620 seconds (timelines not to scale) Jesus Labarta, Detail@scale, EuroMPI, September
15 Jaguar: OS noise impact zoomed view Default Color indicates Cycles per microsecond Pre-emptions have significant effect In FLOW stage Pin to Core ( fastest )...but not in the TRAN stage (timelines not to scale) Jesus Labarta, Detail@scale, EuroMPI, September Jaguar: Spare core results no improvement 682 nodes, 7502 total cores 538 seconds 150 Seconds! 744 nodes, 8184 total cores 448 seconds 682 nodes, 6820 total cores 566 seconds 819 nodes, 8184 total cores (last 6 unused) 536 seconds (timelines not to scale) Jesus Labarta, Detail@scale, EuroMPI, September
16 Example PEPC tasks on Jaguar Duration of the computation bursts # of MPI collective operations Jesus Labarta, Detail@scale, EuroMPI, September jugene: 8K cores Useful durartion MPI calls Microscopic load imbalance!!!! Jesus Labarta, Detail@scale, EuroMPI, September
17 Variability in microscopic behavior GROMACS: Only computation phases parallelized with SMPSs SMPSs tasks and MPI calls ( ~ multispectral) Jesus Labarta, Detail@scale, EuroMPI, September Variability in microscopic behavior Four loops/routines Sequential order Jesus Labarta, Detail@scale, EuroMPI, September
18 Instrumentation + sampling Jesus Labarta, Detail@scale, EuroMPI, September Instrumentation Events correlated to specific program activity Start/exit iterations, functions, loops, Start Iter Start Iter MPICall fb MPICall fb MFLOPS Different intervals: May be very large, may be very short Variable precision Captured data:: Hardware counters, call arguments, call path,. Accurate statistics: profiles, Jesus Labarta, Detail@scale, EuroMPI, September
19 Sampling Events uncorrelated to program activity (at least not specific) Time (or counter) overflow MPICall fb MPICall fb MFLOPS Controlled granularity: Sufficiently large to minimize overhead Guaranteed acquisition interval/precision Statistical projection %time (or metric) = f( %counts ) Assuming no correlation, sufficiently large #samples Jesus Labarta, Detail@scale, EuroMPI, September Instrumentation + sampling Both Start Iter Start Iter MPICall fb MPICall fb MFLOPS Guaranteed interval Captured data: Hardware counters (since previous probe) call path Call arguments in some probes Jesus Labarta, Detail@scale, EuroMPI, September
20 Instrumentation + Sampling High sampling frequency (>> Nyquist) Guaranteed detail. Probably useful for many analyses. Large data size Jesus Labarta, Detail@scale, EuroMPI, September Instrumentation + Sampling High sampling frequency (>> Nyquist) Guaranteed detail. Probably useful for many analyses. Large data size Safe sampled functions MFLOPS at each interval Instrumented MPI calls Jesus Labarta, Detail@scale, EuroMPI, September
21 Instrumentation + Sampling High sampling frequency (>> Nyquist) Guaranteed detail. Probably useful for many analyses. Large data size Safe sampled functions MFLOPS at each interval Instrumented MPI calls Jesus Labarta, Detail@scale, EuroMPI, September Sampling frequency Trade-off: Too low no detail Too high too much overhead Challenge: Can we get lot of detail, very fine grain information : i.e. instantaneous performance metric rates With very little overhead: ie. sampling a few times per second Work by Harald Servat Jesus Labarta, Detail@scale, EuroMPI, September
22 New roles Instrumentation Reference Identify different instances of a region for which to obtain detailed time evolution of metrics Stationary behaviour assumed Target region: Iteration Routine Routine excluding MPI calls MPICall fb MPICall fb Harald Servat et all.. Detailed performance analysis using coarse grain sampling PROPER, 2009 H. Servat Folding: providing detailed performance metrics using coarse grain sampling UPC-DAC-RR Jesus Labarta, Detail@scale, EuroMPI, September New roles Sampling role relative data Guarantee granularity Provide data to increase granularity MPICall fb MPICall fb Jesus Labarta, Detail@scale, EuroMPI, September
23 Folding counters: Projecting Cumulative count since reference Variance in duration Eliminate outliers Scale Jesus Labarta, EuroMPI, September Folding counters: Fitting Eliminate outliers Kriging interpolation Jesus Labarta, EuroMPI, September
24 Impact of the number of folded instances The more samples being fold, the more detailed results Longer executions Increase frequency Reach stability? Example: NAS BT class B copy_faces showing from 10 to 200 iterations 20 samples per SGI Altix Jesus Labarta, Detail@scale, EuroMPI, September Impact of the number of folded instances Experiments comparing few samples per second to 1000 times higher sampling frequency. Not necessary to fold a very big number of instances potential application even in slowly time varying programs. Jesus Labarta, Detail@scale, EuroMPI, September
25 Emitted data Timelines Performance counters: Sample again fitted function and inject synthetic events into trace Call stack Truncated by specifying routines of interest Jesus Labarta, EuroMPI, September Emitted data MIPS MFLOPS Plots, statistics Time, IPC, Could think of emitting an analytical expression NAS BT Scalability impact!!!! Even if generating traces Example (Gadget2 using 128 tasks) 100 its, 5 samples/s during 90minutes ~ 236MB Folding on samples/s ~ 64 MB ALYA SIESTA Jesus Labarta, Detail@scale, EuroMPI, September
26 PfloTran (data obtained with 5 samples/s) Jesus Labarta, Detail@scale, EuroMPI, September PEPC (data obtained with 5 samples/s) Jesus Labarta, Detail@scale, EuroMPI, September
27 Summary Jesus Labarta, EuroMPI, September Summary Performance tools are more and more needed!!!!! To tune our applications, to design our system software. To understand what really happens, how our systems really behave, Great progress is taking place Functionality Scalability: Dynamic range Detail IS important and can be obtained/handled A lot of open research I have seen things you people wouldn't believe... Roy Batty Blade Runner Seeing is believing... measuring is better Free adaptation of a Spanish saying Jesus Labarta, Detail@scale, EuroMPI, September
Performance Analysis with Vampir VIRTUAL INSTITUTE HIGH PRODUCTIVITY SUPERCOMPUTING
Performance Analysis with Vampir Outline Part I: Welcome to the Vampir Tool Suite Event Trace Visualization Vampir & VampirServer The Vampir Displays Part II: Vampir Hands-On Visualizing and analyzing
More informationScalability of MB-level Parallelism for H.264 Decoding
Scalability of Macroblock-level Parallelism for H.264 Decoding Mauricio Alvarez Mesa 1, Alex Ramírez 1,2, Mateo Valero 1,2, Arnaldo Azevedo 3, Cor Meenderinck 3, Ben Juurlink 3 1 Universitat Politècnica
More informationProfiling techniques for parallel applications
Profiling techniques for parallel applications Analyzing program performance with HPCToolkit 03/10/2016 PRACE Autumn School 2016 2 Introduction Focus of this session Profiling of parallel applications
More informationProfiling techniques for parallel applications
Profiling techniques for parallel applications Analyzing program performance with HPCToolkit 17/04/2014 PRACE Spring School 2014 2 Introduction Thomas Ponweiser Johannes Kepler University Linz (JKU) Involved
More informationThe Measurement Tools and What They Do
2 The Measurement Tools The Measurement Tools and What They Do JITTERWIZARD The JitterWizard is a unique capability of the JitterPro package that performs the requisite scope setup chores while simplifying
More informationPulseCounter Neutron & Gamma Spectrometry Software Manual
PulseCounter Neutron & Gamma Spectrometry Software Manual MAXIMUS ENERGY CORPORATION Written by Dr. Max I. Fomitchev-Zamilov Web: maximus.energy TABLE OF CONTENTS 0. GENERAL INFORMATION 1. DEFAULT SCREEN
More informationLogic Analysis Basics
Logic Analysis Basics September 27, 2006 presented by: Alex Dickson Copyright 2003 Agilent Technologies, Inc. Introduction If you have ever asked yourself these questions: What is a logic analyzer? What
More informationLogic Analysis Basics
Logic Analysis Basics September 27, 2006 presented by: Alex Dickson Copyright 2003 Agilent Technologies, Inc. Introduction If you have ever asked yourself these questions: What is a logic analyzer? What
More informationsr c0 c3 sr c) Throttled outputs Figure F.1 Bridge design models
WHITE PAPER CONTRIBUTION TO 0 0 0 0 0 Annex F (informative) Bursting and bunching considerations F. Topology scenarios F.. Bridge design models The sensitivity of bridges to bursting and bunching is highly
More informationA Light Weight Method for Maintaining Clock Synchronization for Networked Systems
1 A Light Weight Method for Maintaining Clock Synchronization for Networked Systems David Salyers, Aaron Striegel, Christian Poellabauer Department of Computer Science and Engineering University of Notre
More informationA Statistical Framework to Enlarge the Potential of Digital TV Broadcasting
A Statistical Framework to Enlarge the Potential of Digital TV Broadcasting Maria Teresa Andrade, Artur Pimenta Alves INESC Porto/FEUP Porto, Portugal Aims of the work use statistical multiplexing for
More informationDesign for Testability
TDTS 01 Lecture 9 Design for Testability Zebo Peng Embedded Systems Laboratory IDA, Linköping University Lecture 9 The test problems Fault modeling Design for testability techniques Zebo Peng, IDA, LiTH
More informationMeeting Embedded Design Challenges with Mixed Signal Oscilloscopes
Meeting Embedded Design Challenges with Mixed Signal Oscilloscopes Introduction Embedded design and especially design work utilizing low speed serial signaling is one of the fastest growing areas of digital
More informationCPS311 Lecture: Sequential Circuits
CPS311 Lecture: Sequential Circuits Last revised August 4, 2015 Objectives: 1. To introduce asynchronous and synchronous flip-flops (latches and pulsetriggered, plus asynchronous preset/clear) 2. To introduce
More informationGG450 4/12/2010. Today s material comes from p in the text book. Please read and understand all of this material!
GG450 April 13, 2010 Seismic Reflection III Data Processing Today s material comes from p. 163-198 in the text book. Please read and understand all of this material! Reflection Processing We've been talking
More informationSELECTION GUIDE Series of RF and Universal Frequency Counter/Timers
SELECTION GUIDE 53200 Series of RF and Universal Frequency Counter/Timers With the Keysight Technologies, Inc. 53200 RF and Universal Frequency Counters/Timers, You Get: More bandwidth 350 MHz baseband
More informationOn the Characterization of Distributed Virtual Environment Systems
On the Characterization of Distributed Virtual Environment Systems P. Morillo, J. M. Orduña, M. Fernández and J. Duato Departamento de Informática. Universidad de Valencia. SPAIN DISCA. Universidad Politécnica
More informationQuick Reference Manual
Quick Reference Manual V1.0 1 Contents 1.0 PRODUCT INTRODUCTION...3 2.0 SYSTEM REQUIREMENTS...5 3.0 INSTALLING PDF-D FLEXRAY PROTOCOL ANALYSIS SOFTWARE...5 4.0 CONNECTING TO AN OSCILLOSCOPE...6 5.0 CONFIGURE
More informationData Converters and DSPs Getting Closer to Sensors
Data Converters and DSPs Getting Closer to Sensors As the data converters used in military applications must operate faster and at greater resolution, the digital domain is moving closer to the antenna/sensor
More informationRealizing Waveform Characteristics up to a Digitizer s Full Bandwidth Increasing the effective sampling rate when measuring repetitive signals
Realizing Waveform Characteristics up to a Digitizer s Full Bandwidth Increasing the effective sampling rate when measuring repetitive signals By Jean Dassonville Agilent Technologies Introduction The
More informationPattern Smoothing for Compressed Video Transmission
Pattern for Compressed Transmission Hugh M. Smith and Matt W. Mutka Department of Computer Science Michigan State University East Lansing, MI 48824-1027 {smithh,mutka}@cps.msu.edu Abstract: In this paper
More informationLow Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur
Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture No. # 29 Minimizing Switched Capacitance-III. (Refer
More informationModel- based design of energy- efficient applications for IoT systems
Model- based design of energy- efficient applications for IoT systems Alexios Lekidis, Panagiotis Katsaros Department of Informatics, Aristotle University of Thessaloniki 1st International Workshop on
More informationII. SYSTEM MODEL In a single cell, an access point and multiple wireless terminals are located. We only consider the downlink
Subcarrier allocation for variable bit rate video streams in wireless OFDM systems James Gross, Jirka Klaue, Holger Karl, Adam Wolisz TU Berlin, Einsteinufer 25, 1587 Berlin, Germany {gross,jklaue,karl,wolisz}@ee.tu-berlin.de
More informationNanoGiant Oscilloscope/Function-Generator Program. Getting Started
Getting Started Page 1 of 17 NanoGiant Oscilloscope/Function-Generator Program Getting Started This NanoGiant Oscilloscope program gives you a small impression of the capabilities of the NanoGiant multi-purpose
More informationGood afternoon! My name is Swetha Mettala Gilla you can call me Swetha.
Good afternoon! My name is Swetha Mettala Gilla you can call me Swetha. I m a student at the Electrical and Computer Engineering Department and at the Asynchronous Research Center. This talk is about the
More informationLogic Design II (17.342) Spring Lecture Outline
Logic Design II (17.342) Spring 2012 Lecture Outline Class # 03 February 09, 2012 Dohn Bowden 1 Today s Lecture Registers and Counters Chapter 12 2 Course Admin 3 Administrative Admin for tonight Syllabus
More informationREAD THIS FIRST. Morphologi G3. Quick Start Guide. MAN0412 Issue1.1
READ THIS FIRST Morphologi G3 Quick Start Guide MAN0412 Issue1.1 Malvern Instruments Ltd. 2008 Malvern Instruments makes every effort to ensure that this document is correct. However, due to Malvern Instruments
More informationIG Discovery for FDX DOCSIS
IG Discovery for FDX DOCSIS A Technical paper prepared for SCTE/ISBE by Tong Liu Principal Engineer, Office of the CTO Cisco Systems Inc. 300 Beaver Brook Road, Boxborough, Massachusetts 01719, United
More informationOutline. 1 Reiteration. 2 Dynamic scheduling - Tomasulo. 3 Superscalar, VLIW. 4 Speculation. 5 ILP limitations. 6 What we have done so far.
Outline 1 Reiteration Lecture 5: EIT090 Computer Architecture 2 Dynamic scheduling - Tomasulo Anders Ardö 3 Superscalar, VLIW EIT Electrical and Information Technology, Lund University Sept. 30, 2009 4
More informationHP 71910A and 71910P Wide Bandwidth Receiver Technical Specifications
HP 71910A and 71910P Wide Bandwidth Receiver Technical Specifications 100 Hz to 26.5 GHz The HP 71910A/P is a receiver for monitoring signals from 100 Hz to 26.5 GHz. It provides a cost effective combination
More informationWaveDevice Hardware Modules
WaveDevice Hardware Modules Highlights Fully configurable 802.11 a/b/g/n/ac access points Multiple AP support. Up to 64 APs supported per Golden AP Port Support for Ixia simulated Wi-Fi Clients with WaveBlade
More informationhomework solutions for: Homework #4: Signal-to-Noise Ratio Estimation submitted to: Dr. Joseph Picone ECE 8993 Fundamentals of Speech Recognition
INSTITUTE FOR SIGNAL AND INFORMATION PROCESSING homework solutions for: Homework #4: Signal-to-Noise Ratio Estimation submitted to: Dr. Joseph Picone ECE 8993 Fundamentals of Speech Recognition May 3,
More informationImpact of Intermittent Faults on Nanocomputing Devices
Impact of Intermittent Faults on Nanocomputing Devices Cristian Constantinescu June 28th, 2007 Dependable Systems and Networks Outline Fault classes Permanent faults Transient faults Intermittent faults
More informationStatus of GEM-based Digital Hadron Calorimetry
Status of GEM-based Digital Hadron Calorimetry Snowmass Meeting August 23, 2005 Andy White (for the GEM-DHCAL group: UTA, U.Washington, Tsinghua U., Changwon National University, KAERI- Radiation Detector
More informationECM and E 2 CM performance under bursty traffic. Cyriel Minkenberg & Mitch Gusat IBM Research GmbH, Zurich April 26, 2007
ECM and E 2 CM performance under bursty traffic Cyriel Minkenberg & Mitch Gusat IBM Research GmbH, Zurich April 26, 2007 Target Study Output-Generated (OG) single hop congestion with bursty injection processes
More informationMC9211 Computer Organization
MC9211 Computer Organization Unit 2 : Combinational and Sequential Circuits Lesson2 : Sequential Circuits (KSB) (MCA) (2009-12/ODD) (2009-10/1 A&B) Coverage Lesson2 Outlines the formal procedures for the
More informationDC Ultra. Concurrent Timing, Area, Power and Test Optimization. Overview
DATASHEET DC Ultra Concurrent Timing, Area, Power and Test Optimization DC Ultra RTL synthesis solution enables users to meet today s design challenges with concurrent optimization of timing, area, power
More informationOut-of-Order Execution
1 Out-of-Order Execution Several implementations out-of-order completion CDC 6600 with scoreboarding IBM 360/91 with Tomasulo s algorithm & reservation stations out-of-order completion leads to: imprecise
More informationCS 61C: Great Ideas in Computer Architecture
CS 6C: Great Ideas in Computer Architecture Combinational and Sequential Logic, Boolean Algebra Instructor: Alan Christopher 7/23/24 Summer 24 -- Lecture #8 Review of Last Lecture OpenMP as simple parallel
More informationStandardization of Field Performance Measurement Methods for Product Acceptance
Standardization of Field Performance Measurement Methods for Product Acceptance Greg Twitty R & D Project Manager Product Test Factory Nokia Mobile Phones 1 Overview Current state of product acceptance
More informationLCD STIMULUS DISPLAY for ENV-007/008 CHAMBERS
instrumentation and software for research LCD STIMULUS DISPLAY for ENV-007/008 CHAMBERS ENV-132M USER S MANUAL DOC-291 Rev. 1.0 Copyright 2015 All Rights Reserved P.O. Box 319 St. Albans, Vermont 05478
More informationJ.M. Stewart Corporation 2201 Cantu Ct., Suite 218 Sarasota, FL Stewartsigns.com
DataMax INDOOR LED MESSAGE CENTER OWNER S MANUAL QUICK START J.M. Stewart Corporation 2201 Cantu Ct., Suite 218 Sarasota, FL 34232 800-237-3928 Stewartsigns.com J.M. Stewart Corporation Indoor LED Message
More informationFooling the Masses with Performance Results: Old Classics & Some New Ideas
Fooling the Masses with Performance Results: Old Classics & Some New Ideas Gerhard Wellein (1,2), Georg Hager (2) (1) Department for Computer Science (2) Erlangen Regional Computing Center Friedrich-Alexander-Universität
More informationSIDRA INTERSECTION 8.0 UPDATE HISTORY
Akcelik & Associates Pty Ltd PO Box 1075G, Greythorn, Vic 3104 AUSTRALIA ABN 79 088 889 687 For all technical support, sales support and general enquiries: support.sidrasolutions.com SIDRA INTERSECTION
More information8650A SERIES UNIVERSAL POWER METERS
8650A SERIES UNIVERSAL METERS 8650A SERIES UNIVERSAL METERS The Capabilities to Test Today s Sophisticated Communications Systems TIME BURST AVERAGE The Giga-tronics 8650A Series Universal Power Meters
More information100Gb/s Single-lane SERDES Discussion. Phil Sun, Credo Semiconductor IEEE New Ethernet Applications Ad Hoc May 24, 2017
100Gb/s Single-lane SERDES Discussion Phil Sun, Credo Semiconductor IEEE 802.3 New Ethernet Applications Ad Hoc May 24, 2017 Introduction This contribution tries to share thoughts on 100Gb/s single-lane
More informationLecture 2: Digi Logic & Bus
Lecture 2 http://www.du.edu/~etuttle/electron/elect36.htm Flip-Flop (kiikku) Sequential Circuits, Bus Online Ch 20.1-3 [Sta10] Ch 3 [Sta10] Circuits with memory What moves on Bus? Flip-Flop S-R Latch PCI-bus
More informationDELTA MODULATION AND DPCM CODING OF COLOR SIGNALS
DELTA MODULATION AND DPCM CODING OF COLOR SIGNALS Item Type text; Proceedings Authors Habibi, A. Publisher International Foundation for Telemetering Journal International Telemetering Conference Proceedings
More informationSolutions to Embedded System Design Challenges Part II
Solutions to Embedded System Design Challenges Part II Time-Saving Tips to Improve Productivity In Embedded System Design, Validation and Debug Hi, my name is Mike Juliana. Welcome to today s elearning.
More informationNI-DAQmx Device Considerations
NI-DAQmx Device Considerations January 2008, 370738M-01 This help file contains information specific to analog output (AO) Series devices, C Series, B Series, E Series devices, digital I/O (DIO) devices,
More informationPRACTICAL APPLICATION OF THE PHASED-ARRAY TECHNOLOGY WITH PAINT-BRUSH EVALUATION FOR SEAMLESS-TUBE TESTING
PRACTICAL APPLICATION OF THE PHASED-ARRAY TECHNOLOGY WITH PAINT-BRUSH EVALUATION FOR SEAMLESS-TUBE TESTING R.H. Pawelletz, E. Eufrasio, Vallourec & Mannesmann do Brazil, Belo Horizonte, Brazil; B. M. Bisiaux,
More informationAnalysis of Grandmaster Change Time in an 802.1AS Network (Revision 1)
Analysis of Grandmaster Change Time in an 802.1AS Network (Revision 1) Work in Progress Changes relative to revision 0 made by the AVB TG during their September, 2010 meeting Geoffrey M. Garner SAMSUNG
More informationEL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP. Due İLKER KALYONCU, 10043
EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP Due 16.05. İLKER KALYONCU, 10043 1. INTRODUCTION: In this project we are going to design a CMOS positive edge triggered master-slave
More informationScanning For Photonics Applications
Scanning For Photonics Applications 1 - Introduction The npoint LC.400 series of controllers have several internal functions for use with raster scanning. A traditional raster scan can be generated via
More informationFAST MOBILITY PARTICLE SIZER SPECTROMETER MODEL 3091
FAST MOBILITY PARTICLE SIZER SPECTROMETER MODEL 3091 MEASURES SIZE DISTRIBUTION AND NUMBER CONCENTRATION OF RAPIDLY CHANGING SUBMICROMETER AEROSOL PARTICLES IN REAL-TIME UNDERSTANDING, ACCELERATED IDEAL
More informationTestability: Lecture 23 Design for Testability (DFT) Slide 1 of 43
Testability: Lecture 23 Design for Testability (DFT) Shaahin hi Hessabi Department of Computer Engineering Sharif University of Technology Adapted, with modifications, from lecture notes prepared p by
More informationLecture 17: Introduction to Design For Testability (DFT) & Manufacturing Test
Lecture 17: Introduction to Design For Testability (DFT) & Manufacturing Test Mark McDermott Electrical and Computer Engineering The University of Texas at Austin Agenda Introduction to testing Logical
More informationScan. This is a sample of the first 15 pages of the Scan chapter.
Scan This is a sample of the first 15 pages of the Scan chapter. Note: The book is NOT Pinted in color. Objectives: This section provides: An overview of Scan An introduction to Test Sequences and Test
More informationJAMAR TRAX RD Detector Package Power Requirements Installation Setting Up The Unit
JAMAR TRAX RD The TRAX RD is an automatic traffic recorder designed and built by JAMAR Technologies, Inc. Since the unit is a Raw Data unit, it records a time stamp of every sensor hit that occurs during
More informationSharif University of Technology. SoC: Introduction
SoC Design Lecture 1: Introduction Shaahin Hessabi Department of Computer Engineering System-on-Chip System: a set of related parts that act as a whole to achieve a given goal. A system is a set of interacting
More information6.3 Sequential Circuits (plus a few Combinational)
6.3 Sequential Circuits (plus a few Combinational) Logic Gates: Fundamental Building Blocks Introduction to Computer Science Robert Sedgewick and Kevin Wayne Copyright 2005 http://www.cs.princeton.edu/introcs
More informationGeode DZ. Distributed Seismic Acquisition System. 3-D Data Acquisition Simplified and Streamlined
Geode DZ Distributed Seismic Acquisition System 3-D Data Acquisition Simplified and Streamlined Breakthrough Usability for More Efficient Surveys, Higher Quality Data Unlike other 3D seismic systems that
More informationFigure 1 shows a simple implementation of a clock switch, using an AND-OR type multiplexer logic.
1. CLOCK MUXING: With more and more multi-frequency clocks being used in today's chips, especially in the communications field, it is often necessary to switch the source of a clock line while the chip
More informationTraining Note TR-06RD. Schedules. Schedule types
Schedules General operation of the DT80 data loggers centres on scheduling. Schedules determine when various processes are to occur, and can be triggered by the real time clock, by digital or counter events,
More informationEAN-Performance and Latency
EAN-Performance and Latency PN: EAN-Performance-and-Latency 6/4/2018 SightLine Applications, Inc. Contact: Web: sightlineapplications.com Sales: sales@sightlineapplications.com Support: support@sightlineapplications.com
More informationOn Figure of Merit in PAM4 Optical Transmitter Evaluation, Particularly TDECQ
On Figure of Merit in PAM4 Optical Transmitter Evaluation, Particularly TDECQ Pavel Zivny, Tektronix V1.0 On Figure of Merit in PAM4 Optical Transmitter Evaluation, Particularly TDECQ A brief presentation
More informationReport on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533
Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop Course project for ECE533 I. Objective: REPORT-I The objective of this project is to design a 4-bit counter and implement it into a chip
More informationIn this lecture we will work through a design example from problem statement to digital circuits.
Lecture : A Design Example - Traffic Lights In this lecture we will work through a design example from problem statement to digital circuits. The Problem: The traffic department is trying out a new system
More informationAnalysis of Video Transmission over Lossy Channels
1012 IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, VOL. 18, NO. 6, JUNE 2000 Analysis of Video Transmission over Lossy Channels Klaus Stuhlmüller, Niko Färber, Member, IEEE, Michael Link, and Bernd
More informationExplorer Edition FUZZY LOGIC DEVELOPMENT TOOL FOR ST6
fuzzytech ST6 Explorer Edition FUZZY LOGIC DEVELOPMENT TOOL FOR ST6 DESIGN: System: up to 4 inputs and one output Variables: up to 7 labels per input/output Rules: up to 125 rules ON-LINE OPTIMISATION:
More informationProcessor time 9 Used memory 9. Lost video frames 11 Storage buffer 11 Received rate 11
Processor time 9 Used memory 9 Lost video frames 11 Storage buffer 11 Received rate 11 2 3 After you ve completed the installation and configuration, run AXIS Installation Verifier from the main menu icon
More informationSupervision of Analogue Signal Paths in Legacy Media Migration Processes using Digital Signal Processing
Welcome Supervision of Analogue Signal Paths in Legacy Media Migration Processes using Digital Signal Processing Jörg Houpert Cube-Tec International Oslo, Norway 4th May, 2010 Joint Technical Symposium
More informationMULTIPLE TPS REHOST FROM GENRAD 2235 TO S9100
MULTIPLE TPS REHOST FROM GENRAD 2235 TO S9100 AL L I A N C E S U P P O R T PAR T N E R S, I N C. D AV I D G U I N N ( D AV I D. G U I N N @ A S P - S U P P O R T. C O M ) L I N YAN G ( L I N. YAN G @ A
More informationPEP-II longitudinal feedback and the low groupdelay. Dmitry Teytelman
PEP-II longitudinal feedback and the low groupdelay woofer Dmitry Teytelman 1 Outline I. PEP-II longitudinal feedback and the woofer channel II. Low group-delay woofer topology III. Why do we need a separate
More informationEN2911X: Reconfigurable Computing Topic 01: Programmable Logic. Prof. Sherief Reda School of Engineering, Brown University Fall 2014
EN2911X: Reconfigurable Computing Topic 01: Programmable Logic Prof. Sherief Reda School of Engineering, Brown University Fall 2014 1 Contents 1. Architecture of modern FPGAs Programmable interconnect
More informationLogic and Computer Design Fundamentals. Chapter 7. Registers and Counters
Logic and Computer Design Fundamentals Chapter 7 Registers and Counters Registers Register a collection of binary storage elements In theory, a register is sequential logic which can be defined by a state
More informationUnit V Design for Testability
Unit V Design for Testability Outline Testing Logic Verification Silicon Debug Manufacturing Test Fault Models Observability and Controllability Design for Test Scan BIST Boundary Scan Slide 2 Testing
More informationPS User Guide Series Seismic-Data Display
PS User Guide Series 2015 Seismic-Data Display Prepared By Choon B. Park, Ph.D. January 2015 Table of Contents Page 1. File 2 2. Data 2 2.1 Resample 3 3. Edit 4 3.1 Export Data 4 3.2 Cut/Append Records
More informationConnection for filtered air
BeamWatch Non-contact, Focus Spot Size and Position monitor for high power YAG, Diode and Fiber lasers Instantly measure focus spot size Dynamically measure focal plane location during start-up From 1kW
More informationTechniques for Extending Real-Time Oscilloscope Bandwidth
Techniques for Extending Real-Time Oscilloscope Bandwidth Over the past decade, data communication rates have increased by a factor well over 10X. Data rates that were once 1Gb/sec and below are now routinely
More informationA Real-Time MPEG Software Decoder
DISCLAIMER This report was prepared as an account of work sponsored by an agency of the United States Government. Neither the United States Government nor any agency thereof, nor any of their employees,
More informationForm C: Type Test Verification Report
Form C: Type Test Verification Report Type Approval and Manufacturer declaration of compliance with the requirements of G98. This form should be used when making a Type Test submission to the Energy Networks
More informationBitWise (V2.1 and later) includes features for determining AP240 settings and measuring the Single Ion Area.
BitWise. Instructions for New Features in ToF-AMS DAQ V2.1 Prepared by Joel Kimmel University of Colorado at Boulder & Aerodyne Research Inc. Last Revised 15-Jun-07 BitWise (V2.1 and later) includes features
More informationCOMP 249 Advanced Distributed Systems Multimedia Networking. Video Compression Standards
COMP 9 Advanced Distributed Systems Multimedia Networking Video Compression Standards Kevin Jeffay Department of Computer Science University of North Carolina at Chapel Hill jeffay@cs.unc.edu September,
More informationSigPlay User s Guide
SigPlay User s Guide . . SigPlay32 User's Guide? Version 3.4 Copyright? 2001 TDT. All rights reserved. No part of this manual may be reproduced or transmitted in any form or by any means, electronic or
More informationTV Synchronism Generation with PIC Microcontroller
TV Synchronism Generation with PIC Microcontroller With the widespread conversion of the TV transmission and coding standards, from the early analog (NTSC, PAL, SECAM) systems to the modern digital formats
More informationCounter/timer 2 of the 83C552 microcontroller
INTODUCTION TO THE 83C552 The 83C552 is an 80C51 derivative with several extended features: 8k OM, 256 bytes AM, 10-bit A/D converter, two PWM channels, two serial I/O channels, six 8-bit I/O ports, and
More informationReal-time QC in HCHP seismic acquisition Ning Hongxiao, Wei Guowei and Wang Qiucheng, BGP, CNPC
Chengdu China Ning Hongxiao, Wei Guowei and Wang Qiucheng, BGP, CNPC Summary High channel count and high productivity bring huge challenges to the QC activities in the high-density and high-productivity
More informationMore on Flip-Flops Digital Design and Computer Architecture: ARM Edition 2015 Chapter 3 <98> 98
More on Flip-Flops Digital Design and Computer Architecture: ARM Edition 2015 Chapter 3 98 Review: Bit Storage SR latch S (set) Q R (reset) Level-sensitive SR latch S S1 C R R1 Q D C S R D latch Q
More informationTDECQ update noise treatment and equalizer optimization (revision of king_3bs_01_0117) 14th February 2017 P802.3bs SMF ad hoc Jonathan King, Finisar
TDECQ update noise treatment and equalizer optimization (revision of king_3bs_01_0117) 14th February 2017 P802.3bs SMF ad hoc Jonathan King, Finisar 1 Preamble TDECQ calculates the db ratio of how much
More informationPICK THE RIGHT TEAM AND MAKE A BLOCKBUSTER A SOCIAL ANALYSIS THROUGH MOVIE HISTORY
PICK THE RIGHT TEAM AND MAKE A BLOCKBUSTER A SOCIAL ANALYSIS THROUGH MOVIE HISTORY THE CHALLENGE: TO UNDERSTAND HOW TEAMS CAN WORK BETTER SOCIAL NETWORK + MACHINE LEARNING TO THE RESCUE Previous research:
More informationChapter 5 Flip-Flops and Related Devices
Chapter 5 Flip-Flops and Related Devices Chapter 5 Objectives Selected areas covered in this chapter: Constructing/analyzing operation of latch flip-flops made from NAND or NOR gates. Differences of synchronous/asynchronous
More informationReal-Time Parallel MPEG-2 Decoding in Software
Real-Time Parallel MPEG-2 Decoding in Software Angelos Bilas, Jason Fritts, Jaswinder Pal Singh Princeton University, Princeton NJ 8544 fbilas@cs, jefritts@ee, jps@csg.princeton.edu Abstract The growing
More informationVideo 1 Video October 16, 2001
Video Video October 6, Video Event-based programs read() is blocking server only works with single socket audio, network input need I/O multiplexing event-based programming also need to handle time-outs,
More informationLaboratory Exercise 4
Laboratory Exercise 4 Polling and Interrupts The purpose of this exercise is to learn how to send and receive data to/from I/O devices. There are two methods used to indicate whether or not data can be
More informationExperimental Results from a Practical Implementation of a Measurement Based CAC Algorithm. Contract ML704589 Final report Andrew Moore and Simon Crosby May 1998 Abstract Interest in Connection Admission
More informationStatic Timing Analysis for Nanometer Designs
J. Bhasker Rakesh Chadha Static Timing Analysis for Nanometer Designs A Practical Approach 4y Spri ringer Contents Preface xv CHAPTER 1: Introduction / 1.1 Nanometer Designs 1 1.2 What is Static Timing
More informationTiming Error Detection: An Adaptive Scheme To Combat Variability EE241 Final Report Nathan Narevsky and Richard Ott {nnarevsky,
Timing Error Detection: An Adaptive Scheme To Combat Variability EE241 Final Report Nathan Narevsky and Richard Ott {nnarevsky, tomott}@berkeley.edu Abstract With the reduction of feature sizes, more sources
More informationDistributed Cluster Processing to Evaluate Interlaced Run-Length Compression Schemes
Distributed Cluster Processing to Evaluate Interlaced Run-Length Compression Schemes Ankit Arora Sachin Bagga Rajbir Singh Cheema M.Tech (IT) M.Tech (CSE) M.Tech (CSE) Guru Nanak Dev University Asr. Thapar
More information