LAT PROJECT DOCUMENT CHANGE NOTICE (DCN) SHEET 1 OF 1
|
|
- Corey Carter
- 5 years ago
- Views:
Transcription
1 DCN No. LAT-XR LAT PROJECT DOCUMENT CHANGE NOTICE (DCN) SHEET 1 OF 1 ORIGINATOR: J.J. Russell PHONE: DATE: 4/30/03 CHANGE TITLE: DCN for LAT Global Trigger and ACD Hitmaps ORG.: DOCUMENT NUMBER TITLE NEW REV. LAT-TD LAT Global Trigger and ACD Hitmaps 01 CHANGE DESCRIPTION (FROM/TO): Initial release REASON FOR CHANGE: ACTION TAKEN: Change(s) included in new release DCN attached to document(s), changes to be included in next revision Other (specify): DISPOSITION OF HARDWARE (IDENTIFY SERIAL NUMBERS): DCN DISTRIBUTION: No hardware affected (record change only) List S/Ns which comply already: List S/Ns to be reworked or scrapped: List S/Ns to be built with this change: List S/Ns to be retested per this change: SAFETY, COST, SCHEDULE, REQUIREMENTS IMPACT? YES NO If yes, CCB approval is required. Enter change request number: APPROVALS DATE OTHER APPROVALS (specify): DATE ORIGINATOR: J.J. Russell (signature on file) 4/30/03 ORG. MANAGER: Gunther Haller (signature on file) 4/30/03 A.P. Waite (signature on file) 4/30/03 DCC RELEASE: Natalie Cramar (signature on file) 4/30/03 Doc. Control Level: Subsystem LAT IPO GLAST Project DCN No: LAT-XR FORM # LAT-FS
2 Page 1 of 13 Document # Date Effective LAT-TD January 2002 Prepared by(s) Supersedes J.J.Russell None GLAST LAT TECHNICAL DOCUMENT Subsystem/Office Electronics Subsystem Document Title Gamma-ray Large Area Space Telescope (GLAST) Large Area Telescope (LAT)
3 Page 2 of 13 CHANGE HISTORY LOG Revision Effective Date Description of Changes 0 17 Jan 2002 Original
4 Page 3 of 13 Table Of Contents Gamma-ray Large Area Space Telescope (GLAST)...1 Large Area Telescope (LAT) Scope Caveat 4 2 Introduction Alignment of the Trigger Signals Forming the Trigger Window Window Opening Window Closing Closing on the Down Transition of the Signal that Open the Window Closing on the Down Transition of Any Signal that Could Have Opened the Window Window Closes at a Fixed Time after Window Open The Trigger Vector ACD Hit-Map Values and their Usage Arguments For and Against Latching on the FREE Board/Extending ACD Signal Other Consequences of Capturing the VETO Hit-Map on the GLT Forming the Trigger Control Signals...13 Figures Figure 1 Nominal Subsystem Timing... 5 Figure 2 Aligned Subsystem Timing... 6 Figure 3 Timing Diagram Illustrating Erroneous Window Closure... 7 Figure 4 Timing Diagram Illustrating Optimal WIndow Closure... 8 Figure 5 Latching the Trigger Vector... 9
5 Page 4 of 13 1 Scope This document started off as a document to describe the timing requirements to the ACD group. It was quickly realized that many of these requirements come about as a direct consequence of the trigger design. These decisions also have an impact on the physics. The impact on the physics is far too subtle to have been addressed by Level 2 or Level 3 requirements. The trigger section of this document dovetails with LAT-SS-286, The Conceptual Design of the Global Trigger, essentially defining the input signals used by LAT-SS-286. LAT-SS- 284, Trigger Level 4 Subsystem Specification provides the technical requirements and constraints within which the trigger must function. 1.1 Caveat I am under no misconception that I understand all these issues. But I also believe that no one else understands the problem in the whole. Therefore, I thought I would write down my best guess at the possible solutions and advocate the one that I feel is the most optimal. This is meant to be a discussion document, not a design document. I am not religious about the choices I ve made. The only point I would make is that in reviewing the ACD design, many times engineering choices where resolved by the picking the one that gave the highest veto efficiency. While this indeed may be the best choice, I had a gut reaction that the consequences of an over-zealous veto and its impact of gamma efficiency through false vetoes were not adequately considered. 2 Introduction The 4 issues to be examined here are Alignment of the trigger signals Making coincidences of the trigger signals Where to capture the ACD veto hit-map, ACD FREE board or GLT o Sub-issue of false vetoes Formation of the trigger vector The first two items are mandatory. In order to form the LAT trigger, these must be accomplished. Since the ACD is such an integral part of the trigger and visa versa, each influences the other s design. Where to capture the ACD veto hit-map is an issue that has only recently come up. Once all the ACD signals became available on the GLT, an opportunity for overall system simplification became available. In addition to possible system simplification, there is, arguably, a case that the capturing of the ACD veto hit-map at the trigger level may also provide better information.
6 Page 5 of 13 3 Alignment of the Trigger Signals Each subsystem contributes a number of signals to be used in forming the LAT trigger. These signals all have a latency with respect to the exact event time, hereafter referred to as T0, and natural jitter associated with them. Signals must be stretched by their jitter time so that there is always a point after T0 when a signal is guaranteed to be present (strictly speaking the stretch should be little more than the jitter time so that this guaranteed signal spot has finite width). The rest of this document will assume the timing characteristics in the table below (not meant to be accurate, just representative): Latency (nsec) Jitter (nsec) Stretch (nsec) TKR signal (TKRS) ACD signal (ACDS) CAL signal (CALS) Table 1 Subsystem Latency and Jitter Times The following diagram depicts these numbers graphically. The light gray area shows the range of possible rise times for a particular signal and the dark gray area shows the range of possible fall times. To demonstrate that the fall time is deterministic given the rise time, the dark lines show a typical signal for each of the TKRS, ACDS and CALS. TKRS ACDS CALS Figure 1 Nominal Subsystem Timing The immediate problem is that the natural latencies result in non-alignment. Introducing a delay into the ACDS and CALS signals can cure this. Delaying the ACDS signal by 1050 nsec and the CALS signal by 500 nsec results in a sweet spot (at 1200 nsec) where signals are bound to coincide regardless of jitter times:
7 Page 6 of 13 TKRS ACDS CALS Figure 2 Aligned Subsystem Timing The consequence is that every trigger signal or group of signals with similar latencies must have an associated delay register with enough range to accommodate this. Practically speaking the TKR determines time early for the sweet spot and other subsystems must delay up to 1.25usecs to match. To be safe, this number should be at least 1.60usecs. 4 Forming the Trigger Window The LAT trigger signals arrive asynchronously. To form a trigger, one must define a time when the trigger signals will be looked at. This is referred to as the trigger window. The opening and closing of the window must be defined. 4.1 Window Opening The opening of the trigger window is defined by the up transition of any trigger signal that contributes to the trigger decision. This definition may be safely modified to include only signals that may contribute to a positive trigger decision. Intuitively this makes sense, why start a trigger on a signal that cannot possibly lead to a trigger? This issue is important because initiating a trigger sequence will result in deadtime of around nsec. For example, if any and all of the ACD signals where allowed to start a trigger sequence, this would result in 500 nsec * 100 KHz = 5% deadtime (assuming roughly 1KHz rate from each tile.) 4.2 Window Closing The closing of the trigger window can be defined by any of the following conditions The down transition of the signal that opened the window The down transition of any signal that could have opened the window A fixed time delay Each of these will be examined for their advantages and disadvantages Closing on the Down Transition of the Signal that Open the Window The advantage of this method is that the trigger integration period is naturally set by the
8 Page 7 of 13 initiating signal s jitter time. For example, a trigger window opened by the TKR must last at least the 500 nsec. TKR jitter time. However, a trigger window opened by a signal with a smaller jitter need only be opened for that time. Unfortunately the only narrow signals, the ACD, usually do not start a trigger sequence. The ACD CNO signal would fall in the category of being a narrow signal that could start a trigger, but, given the low rate and the CNO usage, it should not be used to decide this issue. The two most likely initiators, the TKR and CAL are both in the nsec range. The disadvantage of this method is arbitrating when more than one signal initiates the window opening. This introduces a complexity that does justify the small gain realized by the ACD CNO triggers Closing on the Down Transition of Any Signal that Could Have Opened the Window This is really just a variation of the previous method and, as such, inherits all its advantages and disadvantages. It is included only for completeness. The conclusion is the same, the gains do not warrant the additional complexity. The set of signals allowed to close the window is expanded to included any signal that could have opened a trigger window and that make an up transition during the window. This latter condition prevents signals initiated by previous events from closing this window. This pathology is illustrated by the following example. TKRS x represents the TKR 3-in-arow from different tower and TRGW is the trigger window signal. TKRS ACDS CALS Cal 1 Cal 2 TKRSx TKRSx TRGW Window 1 Window Figure 3 Timing Diagram Illustrating Erroneous Window Closure The first trigger window is a CAL only trigger, initiated by the first CALS pulse. The TKRS x pulse is either from the first CAL event or is from event occurring later in time. Since the trigger window is already active when TKRS x becomes active, TKRS x is not allowed to open a new trigger window. However, without the rule that only signals
9 Page 8 of 13 initiating the window or signals that make an up transition within a window are eligible to close the window, the trailing edge of TKRS x would prematurely close the second trigger window as illustrated by the dotted line in trigger window 2. In principle, this method does offer some improvement as illustrated in the following example. TKRS ACDS CALS TRGW Figure 4 Timing Diagram Illustrating Optimal WIndow Closure The CALS signal does make an up transition within the trigger window and, by definition, is allowed to close the window. The correct data is present within the trigger window and, therefore, the trigger window can be safely shorten by the amount indicated by the dotted lines. This technique improves the timing of the trigger acknowledge signal and shortens the deadtime associated with the trigger formation. However, given the parameters of the LAT trigger signals, the benefit is small. Potentially 10-20% could be shaved off the deadtime associated with the trigger window and result in a ~100 nsec less jitter on the trigger acknowledge signal. This is deemed not worth the effort Window Closes at a Fixed Time after Window Open This is the simplest to understand and likely the simplest to implement. The trigger window width is set at a fixed, but programmable width, meant to cover the longest jitter time. In practice, this time would likely be set at the TKR jitter time plus a little margin, something like 550nsec. The disadvantages are not closing the window as soon as possible and the burden of implementing the one shot. The benefits of closing the window as soon as possible have already been determined to be small. Implementing one programmable one-shot must be small potatoes on the scale of the GLT. This is the favored choice. 4.3 The Trigger Vector To form a trigger one needs the value of all the trigger signals during the time the trigger
10 Page 9 of 13 window is opened. The previous sections have glossed over precisely how this is done. There are two ways to do this. The first method involves stretching all signals to the maximum jitter. Since the stretched signals are up longer, there is an increased chance of values of a 1 being incorrectly latched. The greatest vulnerability is stretching the ACD signal, where false coincidences will lead to false vetoes, directly effecting gamma efficiency. The second method involves latching signals that have a value of 1 anytime the trigger window is opened. This includes not only signals that make a 0 to 1 transition, but signals that have may be 1 when the window opens and the signal(s) that opened the window. The values of the latched signals are captured at window close and form the basis of the trigger decision. The values are then cleared in anticipation of the next trigger window. This process is illustrated below. TKRS ACDS CALS TRGW TKRL ACDL CALL Figure 5 Latching the Trigger Vector The first three signals represent the usual TKRS, ACDS and CALS trigger signals. The TRGW signal illustrates the possible trigger window range, where the window may open anywhere within the light gray area and will close 500 nsec after it is opened, i.e. anywhere within the dark gray area. The dark lines represent typical signals. (This is the same notation used though-out this note, but it s a long note and one forgets.) The last three signals represent the latched values of their corresponding trigger signals. Note that the rising edge of the TKRS, ACDS and CALS trigger signals is always contained within the limits of the trigger window, and so, will be latched if that signal makes an up transition.
11 Page 10 of ACD Hit-Map Values and their Usage The values of the ACD signals captured at trigger window close can be used as the ACD veto hit-map, relieving the ACD FREE boards from this function. The simplification is the result of two conditions This function is a natural part of the trigger formation Only one set of ACD signals are under consideration at any given time. (Explained in greater detail below.) The first simplification is easy to understand. The trigger latches its input data as part of its process. The second is a bit more involved and explained below. The working decision up to this point has been to latch the ACD veto hit-map on the ACD FREE board. To do this, the state of these bits must be preserved until the trigger acknowledgement signal is received. In addition, because the trigger acknowledgement signal inherits all the jitter of the signals that generated it plus its own, the ACD veto hitmap signals must also be stretched to cover this uncertainty. In essence, the ACD FREE board must maintain a time history of the ACD signals. The stretching will also introduce the possibility of interpreting an ACD hit which should have been a 0 as a 1, leading to false vetoes. The process of latching the ACD within the trigger window naturally implements this stretching. This tactic dynamically and naturally minimizes the stretch. Having said all that, truth in advertising demands that it is said that a back-of-the-envelop calculation indicates that this is likely a small effect. The guess is that the false veto rate is the probability of overlapping a random ACD signal with a trigger window containing a real gamma. Assuming 10 tiles veto 1 tower and each tile runs at 1KHz, the ACD veto signal for each tower is active 10KHz * ACD width ( nsecs) =.1-.5%. Further assuming that a gamma event touches of the average of 2 towers, then the probability that gamma tower overlaps a random ACD signal is twice this, i.e %.) Latching the ACD signals at the trigger makes this time as short as possible favoring the.2%, stretching favors the 1% number. As an aside, this is why the ACD signal should be as short as possible. If the ACD signal is held high until the raw signal (the signal that is being discriminated) returns to baseline, this could be in the 1-2usec range, leading to 2-4% false veto rates. Note that this extension of the ACD signal is distinct from the stretching needed to ensure proper capture. This is elaborated on in the next section. The more relevant argument is that capturing on the GLT is simpler. It has a side benefit of (arguably) being a more faithful representation of the actual values Arguments For and Against Latching on the FREE Board/Extending ACD Signal The ACD design originally had the discriminated pulse being held until the raw signal returned to baseline. Until the signal returns to the baseline, the discriminator cannot refire. During this time, the ACD can provide no information. The safest thing to do, the argument went, is to assume the worst and hold the signal high, in some sense assuming that, yes
12 Page 11 of 13 indeed, a particle did pass during this ambiguous time. The argument on the other side is that, at 1KHz the probability of another particle passing is very small. The right thing to do is to assume the opposite, that there is no particle in the ambiguous time. This argument was countered by the ACD group with the true statement that small must be small compared to the requirements of 99.97% efficiency, i.e. small is <.03%. This argument is countered by, yes that is true, but this additional efficiency is only needed in the final analysis level, not at the trigger level. If the hardware level 1 trigger is used, the false veto rate is capped somewhere between the rate dictated by nsecs stretch times. However, if the VETO hit-map (commonly referred to as the throttle) is not used in the level 1 trigger, then this logic must be implemented in the software. If the ACD hit-map is formed from the signals that stay high until the level drops to baseline, the same problem of the false vetoes reappears, only this time at the software level. The ACD countered with the argument that the software has an advantage over the hardware level 1 trigger. It can point the track precisely at a particular tile, thus lowering the false veto rate by the typical number of tiles (4-10) that shadow a tower. Unfortunately, it is unlikely that the software can do track finding at 10KHz due to finite CPU resources, thus forcing the software to use only a slightly improved version of the hardware algorithm. This leaves only two choices Live with the false veto rate Let the few events that should have been vetoed sneak through the first stage of filtering and try to remove them by some other means. This note favors the latter strategy, not so much because of the loss in efficiency caused by the first strategy is too high, but because this loss cannot be measured or monitored in any reasonable way. In order to remove these events, the software would use tracking information to point the track at a particular ACD tile and then use the ACD pulse height information. Using tracking information is permitted because this processing is occurring only after the event rate has been reduced to < 100Hz. The pulse height information has the same properties as a stretched signal, i.e. it is a slow signal, so, it too could introduce a false veto. The false veto rate is reduced because only 1 tile is examined. This method also has the advantage that the data can be used to get a handle on the magnitude of this problem. The conclusion of this section is that the favored solution is to capture the VETO hit-map on the GLT. If this is deemed impossible, then the second choice is to capture the VETO hit-map on the FREE board, but to stretch the signals only by the amount needed to cover the trigger jitter. In both cases, the ACD pulse height information would be used to do the final cleanup. A conversation with the ACD group indicated that using the pulse height may not be a good idea, but they did not elaborate on exactly why. Steve Ritz apparently thinks it is okay since he originally mentioned the use of the pulse height information to the FSW GROUP. Need some resolution here.
13 Page 12 of Other Consequences of Capturing the VETO Hit-Map on the GLT As stated above, capturing the VETO hit-map on the GLT is the favored solution. Doing this may cause GLT implementation problems stemming from the large number of signals. The GLT must handle ~275 input signals (no choice here, also x2 since these are LVDS) 216 ACD VETO signals 12 ACD CNO signals 16 TKR 3-in-a-row signals 16 CAL LO signals 16 CAL HI signals In principle the output of the trigger can be as little as 2 serial streams, The trigger message The GLT s contribution to the data. Capturing the ACD VETO hit map on the GLT prohibits one from combining the ACD signals before GLT processing. It is the GLT that is producing the latched versions of these signals so all these signals must be input to the GLT. This presents a pin count problem if the GLT is implemented in the standard FPGA, having on the order of IO pins. Spreading the IO pins over 4 FPGAs is possible, but then the latched trigger information must be recombined and passed to another FPGA for the actual trigger formation. In the simplest scenario, the first stage of trigger processing produces a trigger strobe and the trigger vector. Essentially one needs 275 input signals and 275+ output signals. Other schemes have been explored to reduce the number of FPGAs from a maximum of 7 to 2-3. These involve multiplexing signals in at twice the nominal frequency or making some compromises in the allowable combinations. This is as far as this note wishes to go on this subject, leaving its final resolution to the electronics experts. The purpose of this section is only to note the problem, not to solve it. 5 Forming the Trigger This section assumes that a trigger window has been opened, then closed, and that the resulting trigger vector is available for examination. The trigger vector is first reduced to the trigger primitives by appropriately combining the signals. ACD Veto Hit Map produces o 16 Tower Veto Signals o 15 Signals, 3 from each of the 5 faces representing >0, >1, >2 hits on a face o 1 CNO Signal o 16 TKR 3-in-a-row
14 Page 13 of 13 o 1 CAL HI o 1 CAL LO LAT-SS-286, The Conceptual Design of the GLT, describes how these signals are used to produce the LAT triggers. (Given that this is merely a conceptual design, the implementer may choose a solution that maps the latched signals directly to the trigger message.) 6 Control Signals Each input trigger signal to the GLT must have two static configuration bits A standard enable/disable An window enable/disable The standard enable/disable is used to test the trigger and remove misbehaving inputs. The window enable/disable is used to indicate whether a particular signal can or cannot open/close a window. In practice, all but the ACD VETO signals would be enabled. The ACD signals are prohibited from opening a window since, in general, they only veto a trigger. The programmability is there for testing purposes.
Report from the Mini-peer Review of the Tracker GTRC6 Problem, Root Cause, Tests & planned GTRC7 Resolution.
Document # Date Effective Page 1 of 7 LAT-TD-02668-01 November 25, 2003 Author(s) Supersedes Hartmut Sadrozinski LAT TECHNICAL PROCEDURE, GUIDELINE Subsystem/Office Document Title Report from the Mini-peer
More informationCPS311 Lecture: Sequential Circuits
CPS311 Lecture: Sequential Circuits Last revised August 4, 2015 Objectives: 1. To introduce asynchronous and synchronous flip-flops (latches and pulsetriggered, plus asynchronous preset/clear) 2. To introduce
More informationPrecision testing methods of Event Timer A032-ET
Precision testing methods of Event Timer A032-ET Event Timer A032-ET provides extreme precision. Therefore exact determination of its characteristics in commonly accepted way is impossible or, at least,
More informationFPGA Development for Radar, Radio-Astronomy and Communications
John-Philip Taylor Room 7.03, Department of Electrical Engineering, Menzies Building, University of Cape Town Cape Town, South Africa 7701 Tel: +27 82 354 6741 email: tyljoh010@myuct.ac.za Internet: http://www.uct.ac.za
More informationGLAST Large Area Telescope: LAT Planning Meeting
Gamma-ray Large Area Space Telescope GLAST Large Area Telescope: LAT Planning Meeting Elliott Bloom SU-SLAC Subsystem Manager Ken Fouts SU-SLAC Subsystem Engineering Manager elliott@slac.stanford.edu,
More informationGLAST Large Area Telescope:
Gamma-ray Large Area Space Telescope GLAST Large Area Telescope: Electronics, Data Acquisition & Flight Software W.B.S 4.1.7 September Status 09-01-04 Gunther Haller haller@slac.stanford.edu (650) 926-4257
More informationFLIP-FLOPS AND RELATED DEVICES
C H A P T E R 5 FLIP-FLOPS AND RELATED DEVICES OUTLINE 5- NAND Gate Latch 5-2 NOR Gate Latch 5-3 Troubleshooting Case Study 5-4 Digital Pulses 5-5 Clock Signals and Clocked Flip-Flops 5-6 Clocked S-R Flip-Flop
More information2.6 Reset Design Strategy
2.6 Reset esign Strategy Many design issues must be considered before choosing a reset strategy for an ASIC design, such as whether to use synchronous or asynchronous resets, will every flipflop receive
More informationCombinational vs Sequential
Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs Changing inputs changes outputs No regard for previous inputs
More informationSynchronizing Multiple ADC08xxxx Giga-Sample ADCs
Application Bulletin July 19, 2010 Synchronizing Multiple 0xxxx Giga-Sample s 1.0 Introduction The 0xxxx giga-sample family of analog-to-digital converters (s) make the highest performance data acquisition
More informationSlide Set 7. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary
Slide Set 7 for ENEL 353 Fall 216 Steve Norman, PhD, PEng Electrical & Computer Engineering Schulich School of Engineering University of Calgary Fall Term, 216 SN s ENEL 353 Fall 216 Slide Set 7 slide
More informationCONVOLUTIONAL CODING
CONVOLUTIONAL CODING PREPARATION... 78 convolutional encoding... 78 encoding schemes... 80 convolutional decoding... 80 TIMS320 DSP-DB...80 TIMS320 AIB...80 the complete system... 81 EXPERIMENT - PART
More informationChapter 5 Synchronous Sequential Logic
Chapter 5 Synchronous Sequential Logic Chih-Tsun Huang ( 黃稚存 ) http://nthucad.cs.nthu.edu.tw/~cthuang/ Department of Computer Science National Tsing Hua University Outline Introduction Storage Elements:
More informationDesign of Fault Coverage Test Pattern Generator Using LFSR
Design of Fault Coverage Test Pattern Generator Using LFSR B.Saritha M.Tech Student, Department of ECE, Dhruva Institue of Engineering & Technology. Abstract: A new fault coverage test pattern generator
More informationApplication Note AN-708 Vibration Measurements with the Vibration Synchronization Module
Application Note AN-708 Vibration Measurements with the Vibration Synchronization Module Introduction The vibration module allows complete analysis of cyclical events using low-speed cameras. This is accomplished
More informationFSM Cookbook. 1. Introduction. 2. What Functional Information Must be Modeled
FSM Cookbook 1. Introduction Tau models describe the timing and functional information of component interfaces. Timing information specifies the delay in placing values on output signals and the timing
More informationAN-822 APPLICATION NOTE
APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com Synchronization of Multiple AD9779 Txs by Steve Reine and Gina Colangelo
More informationCZT vs FFT: Flexibility vs Speed. Abstract
CZT vs FFT: Flexibility vs Speed Abstract Bluestein s Fast Fourier Transform (FFT), commonly called the Chirp-Z Transform (CZT), is a little-known algorithm that offers engineers a high-resolution FFT
More informationEECS150 - Digital Design Lecture 19 - Finite State Machines Revisited
EECS150 - Digital Design Lecture 19 - Finite State Machines Revisited April 2, 2013 John Wawrzynek Spring 2013 EECS150 - Lec19-fsm Page 1 Finite State Machines (FSMs) FSM circuits are a type of sequential
More informationObjectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath
Objectives Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath In the previous chapters we have studied how to develop a specification from a given application, and
More informationSEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur
SEQUENTIAL LOGIC Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur www.satish0402.weebly.com OSCILLATORS Oscillators is an amplifier which derives its input from output. Oscillators
More informationECE 4220 Real Time Embedded Systems Final Project Spectrum Analyzer
ECE 4220 Real Time Embedded Systems Final Project Spectrum Analyzer by: Matt Mazzola 12222670 Abstract The design of a spectrum analyzer on an embedded device is presented. The device achieves minimum
More informationIMS B007 A transputer based graphics board
IMS B007 A transputer based graphics board INMOS Technical Note 12 Ray McConnell April 1987 72-TCH-012-01 You may not: 1. Modify the Materials or use them for any commercial purpose, or any public display,
More informationLong and Fast Up/Down Counters Pushpinder Kaur CHOUHAN 6 th Jan, 2003
1 Introduction Long and Fast Up/Down Counters Pushpinder Kaur CHOUHAN 6 th Jan, 2003 Circuits for counting both forward and backward events are frequently used in computers and other digital systems. Digital
More informationRandom Access Scan. Veeraraghavan Ramamurthy Dept. of Electrical and Computer Engineering Auburn University, Auburn, AL
Random Access Scan Veeraraghavan Ramamurthy Dept. of Electrical and Computer Engineering Auburn University, Auburn, AL ramamve@auburn.edu Term Paper for ELEC 7250 (Spring 2005) Abstract: Random Access
More informationLogic and Computer Design Fundamentals. Chapter 7. Registers and Counters
Logic and Computer Design Fundamentals Chapter 7 Registers and Counters Registers Register a collection of binary storage elements In theory, a register is sequential logic which can be defined by a state
More informationEECS150 - Digital Design Lecture 15 Finite State Machines. Announcements
EECS150 - Digital Design Lecture 15 Finite State Machines October 18, 2011 Elad Alon Electrical Engineering and Computer Sciences University of California, Berkeley http://www-inst.eecs.berkeley.edu/~cs150
More informationTraining Note TR-06RD. Schedules. Schedule types
Schedules General operation of the DT80 data loggers centres on scheduling. Schedules determine when various processes are to occur, and can be triggered by the real time clock, by digital or counter events,
More informationTesting Digital Systems II
Testing Digital Systems II Lecture 5: Built-in Self Test (I) Instructor: M. Tahoori Copyright 2010, M. Tahoori TDS II: Lecture 5 1 Outline Introduction (Lecture 5) Test Pattern Generation (Lecture 5) Pseudo-Random
More informationni.com Digital Signal Processing for Every Application
Digital Signal Processing for Every Application Digital Signal Processing is Everywhere High-Volume Image Processing Production Test Structural Sound Health and Vibration Monitoring RF WiMAX, and Microwave
More informationChapter 3. Boolean Algebra and Digital Logic
Chapter 3 Boolean Algebra and Digital Logic Chapter 3 Objectives Understand the relationship between Boolean logic and digital computer circuits. Learn how to design simple logic circuits. Understand how
More informationOptimization of Multi-Channel BCH Error Decoding for Common Cases. Russell Dill Master's Thesis Defense April 20, 2015
Optimization of Multi-Channel BCH Error Decoding for Common Cases Russell Dill Master's Thesis Defense April 20, 2015 Bose-Chaudhuri-Hocquenghem (BCH) BCH is an Error Correcting Code (ECC) and is used
More informationDEDICATED TO EMBEDDED SOLUTIONS
DEDICATED TO EMBEDDED SOLUTIONS DESIGN SAFE FPGA INTERNAL CLOCK DOMAIN CROSSINGS ESPEN TALLAKSEN DATA RESPONS SCOPE Clock domain crossings (CDC) is probably the worst source for serious FPGA-bugs that
More informationLaboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)
Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6. - Introductory Digital Systems Laboratory (Spring 006) Laboratory - Introduction to Digital Electronics
More informationDecade Counters Mod-5 counter: Decade Counter:
Decade Counters We can design a decade counter using cascade of mod-5 and mod-2 counters. Mod-2 counter is just a single flip-flop with the two stable states as 0 and 1. Mod-5 counter: A typical mod-5
More informationSequential Logic and Clocked Circuits
Sequential Logic and Clocked Circuits Clock or Timing Device Input Variables State or Memory Element Combinational Logic Elements From combinational logic, we move on to sequential logic. Sequential logic
More informationMajor Differences Between the DT9847 Series Modules
DT9847 Series Dynamic Signal Analyzer for USB With Low THD and Wide Dynamic Range The DT9847 Series are high-accuracy, dynamic signal acquisition modules designed for sound and vibration applications.
More informationSubtitle Safe Crop Area SCA
Subtitle Safe Crop Area SCA BBC, 9 th June 2016 Introduction This document describes a proposal for a Safe Crop Area parameter attribute for inclusion within TTML documents to provide additional information
More informationSMPTE 292M EG-1 Color Bar Generation, RP 198 Pathological Generation, Grey Pattern Generation IP Core - AN4088
SMPTE 292M EG-1 Color Bar Generation, RP 198 Pathological Generation, Grey Pattern Generation IP Core - AN4088 January 18, 2005 Document No. 001-14938 Rev. ** - 1 - 1.0 Introduction...3 2.0 Functional
More informationHigh Performance TFT LCD Driver ICs for Large-Size Displays
Name: Eugenie Ip Title: Technical Marketing Engineer Company: Solomon Systech Limited www.solomon-systech.com The TFT LCD market has rapidly evolved in the last decade, enabling the occurrence of large
More informationAsynchronous counters
Asynchronous counters In the previous section, we saw a circuit using one J-K flip-flop that counted backward in a two-bit binary sequence, from 11 to 10 to 01 to 00. Since it would be desirable to have
More informationMeeting Embedded Design Challenges with Mixed Signal Oscilloscopes
Meeting Embedded Design Challenges with Mixed Signal Oscilloscopes Introduction Embedded design and especially design work utilizing low speed serial signaling is one of the fastest growing areas of digital
More informationSwitching Solutions for Multi-Channel High Speed Serial Port Testing
Switching Solutions for Multi-Channel High Speed Serial Port Testing Application Note by Robert Waldeck VP Business Development, ASCOR Switching The instruments used in High Speed Serial Port testing are
More informationUnderstanding Compression Technologies for HD and Megapixel Surveillance
When the security industry began the transition from using VHS tapes to hard disks for video surveillance storage, the question of how to compress and store video became a top consideration for video surveillance
More informationOperating Manual Ver.1.1
Johnson Counter Operating Manual Ver.1.1 An ISO 9001 : 2000 company 94-101, Electronic Complex Pardesipura, Indore- 452010, India Tel : 91-731- 2570301/02, 4211100 Fax: 91-731- 2555643 e mail : info@scientech.bz
More informationDEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING DIGITAL DESIGN
DEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING DIGITAL DESIGN Assoc. Prof. Dr. Burak Kelleci Spring 2018 OUTLINE Synchronous Logic Circuits Latch Flip-Flop Timing Counters Shift Register Synchronous
More informationT1 Deframer. LogiCORE Facts. Features. Applications. General Description. Core Specifics
November 10, 2000 Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 E-mail: support@xilinx.com URL: www.xilinx.com/ipcenter Features Supports T1-D4 and T1-ESF
More informationPICOSECOND TIMING USING FAST ANALOG SAMPLING
PICOSECOND TIMING USING FAST ANALOG SAMPLING H. Frisch, J-F Genat, F. Tang, EFI Chicago, Tuesday 6 th Nov 2007 INTRODUCTION In the context of picosecond timing, analog detector pulse sampling in the 10
More informationR13 SET - 1 '' ''' '' ' '''' Code No: RT21053
SET - 1 1. a) What are the characteristics of 2 s complement numbers? b) State the purpose of reducing the switching functions to minimal form. c) Define half adder. d) What are the basic operations in
More informationCS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7).
VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur-603203 DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING Academic Year: 2015-16 BANK - EVEN SEMESTER UNIT I PART-A 1 Find the octal equivalent of hexadecimal
More informationTV Synchronism Generation with PIC Microcontroller
TV Synchronism Generation with PIC Microcontroller With the widespread conversion of the TV transmission and coding standards, from the early analog (NTSC, PAL, SECAM) systems to the modern digital formats
More informationData Converters and DSPs Getting Closer to Sensors
Data Converters and DSPs Getting Closer to Sensors As the data converters used in military applications must operate faster and at greater resolution, the digital domain is moving closer to the antenna/sensor
More informationESI VLS-2000 Video Line Scaler
ESI VLS-2000 Video Line Scaler Operating Manual Version 1.2 October 3, 2003 ESI VLS-2000 Video Line Scaler Operating Manual Page 1 TABLE OF CONTENTS 1. INTRODUCTION...4 2. INSTALLATION AND SETUP...5 2.1.Connections...5
More informationDesign of VGA Controller using VHDL for LCD Display using FPGA
International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) Design of VGA Controller using VHDL for LCD Display using FPGA Khan Huma Aftab 1, Monauwer Alam 2 1, 2 (Department of ECE, Integral
More informationLogic Design Viva Question Bank Compiled By Channveer Patil
Logic Design Viva Question Bank Compiled By Channveer Patil Title of the Practical: Verify the truth table of logic gates AND, OR, NOT, NAND and NOR gates/ Design Basic Gates Using NAND/NOR gates. Q.1
More informationHello and welcome to this training module for the STM32L4 Liquid Crystal Display (LCD) controller. This controller can be used in a wide range of
Hello and welcome to this training module for the STM32L4 Liquid Crystal Display (LCD) controller. This controller can be used in a wide range of applications such as home appliances, medical, automotive,
More informationLecture 23 Design for Testability (DFT): Full-Scan
Lecture 23 Design for Testability (DFT): Full-Scan (Lecture 19alt in the Alternative Sequence) Definition Ad-hoc methods Scan design Design rules Scan register Scan flip-flops Scan test sequences Overheads
More informationOptical Technologies Micro Motion Absolute, Technology Overview & Programming
Optical Technologies Micro Motion Absolute, Technology Overview & Programming TN-1003 REV 180531 THE CHALLENGE When an incremental encoder is turned on, the device needs to report accurate location information
More informationGlast beam test at CERN
Glast beam test at CERN Glast Collaboration Meeting 2005 R. Bellazzini 1 LAT beam test at CERN Main goals LAT-TD-02152, see Steve slides Required beam types and related measurements 1. tagged-photon beam
More informationDigital Video Telemetry System
Digital Video Telemetry System Item Type text; Proceedings Authors Thom, Gary A.; Snyder, Edwin Publisher International Foundation for Telemetering Journal International Telemetering Conference Proceedings
More informationQuartzlock Model A7-MX Close-in Phase Noise Measurement & Ultra Low Noise Allan Variance, Phase/Frequency Comparison
Quartzlock Model A7-MX Close-in Phase Noise Measurement & Ultra Low Noise Allan Variance, Phase/Frequency Comparison Measurement of RF & Microwave Sources Cosmo Little and Clive Green Quartzlock (UK) Ltd,
More informationA Combined Combinational-Sequential System
A Combined Combinational-Sequential System Object To construct a serial transmission circuit with a comparator to check the output. Parts () 7485 4-bit magnitude comparators (1) 74177 4-bit binary counter
More informationLogic Design ( Part 3) Sequential Logic- Finite State Machines (Chapter 3)
Logic esign ( Part ) Sequential Logic- Finite State Machines (Chapter ) Based on slides McGraw-Hill Additional material 00/00/006 Lewis/Martin Additional material 008 Roth Additional material 00 Taylor
More informationScan. This is a sample of the first 15 pages of the Scan chapter.
Scan This is a sample of the first 15 pages of the Scan chapter. Note: The book is NOT Pinted in color. Objectives: This section provides: An overview of Scan An introduction to Test Sequences and Test
More informationClock - key to synchronous systems. Topic 7. Clocking Strategies in VLSI Systems. Latch vs Flip-Flop. Clock for timing synchronization
Clock - key to synchronous systems Topic 7 Clocking Strategies in VLSI Systems Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Clocks help the design of FSM where
More informationATSC Standard: Video Watermark Emission (A/335)
ATSC Standard: Video Watermark Emission (A/335) Doc. A/335:2016 20 September 2016 Advanced Television Systems Committee 1776 K Street, N.W. Washington, D.C. 20006 202-872-9160 i The Advanced Television
More informationClock - key to synchronous systems. Lecture 7. Clocking Strategies in VLSI Systems. Latch vs Flip-Flop. Clock for timing synchronization
Clock - key to synchronous systems Lecture 7 Clocking Strategies in VLSI Systems Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Clocks help the design of FSM where
More informationTechniques for Extending Real-Time Oscilloscope Bandwidth
Techniques for Extending Real-Time Oscilloscope Bandwidth Over the past decade, data communication rates have increased by a factor well over 10X. Data rates that were once 1Gb/sec and below are now routinely
More informationEnable input provides synchronized operation with other components
PSoC Creator Component Datasheet Pseudo Random Sequence (PRS) 2.0 Features 2 to 64 bits PRS sequence length Time Division Multiplexing mode Serial output bit stream Continuous or single-step run modes
More informationR13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A
SET - 1 Note: Question Paper consists of two parts (Part-A and Part-B) Answer ALL the question in Part-A Answer any THREE Questions from Part-B a) What are the characteristics of 2 s complement numbers?
More informationPractice Homework Solution for Module 3
Practice Homework Solution for Module 3. Given the following state transition diagram, complete the timing chart below. d d dd d X Y A B d A B X Y MODULE 3 PRACTICE HOMEWORK SOLUTION Page 2. Given the
More informationPROTOTYPING AN AMBIENT LIGHT SYSTEM - A CASE STUDY
PROTOTYPING AN AMBIENT LIGHT SYSTEM - A CASE STUDY Henning Zabel and Achim Rettberg University of Paderborn/C-LAB, Germany {henning.zabel, achim.rettberg}@c-lab.de Abstract: This paper describes an indirect
More informationDave Jones Design Phone: (607) Lake St., Owego, NY USA
Manual v1.00a June 1, 2016 for firmware vers. 2.00 Dave Jones Design Phone: (607) 687-5740 34 Lake St., Owego, NY 13827 USA www.jonesvideo.com O Tool Plus - User Manual Main mode NOTE: New modules are
More informationSynchronous Sequential Logic
Synchronous Sequential Logic Ranga Rodrigo August 2, 2009 1 Behavioral Modeling Behavioral modeling represents digital circuits at a functional and algorithmic level. It is used mostly to describe sequential
More informationTHE NEW LASER FAMILY FOR FINE WELDING FROM FIBER LASERS TO PULSED YAG LASERS
FOCUS ON FINE SOLUTIONS THE NEW LASER FAMILY FOR FINE WELDING FROM FIBER LASERS TO PULSED YAG LASERS Welding lasers from ROFIN ROFIN s laser sources for welding satisfy all criteria for the optimized laser
More informationBitWise (V2.1 and later) includes features for determining AP240 settings and measuring the Single Ion Area.
BitWise. Instructions for New Features in ToF-AMS DAQ V2.1 Prepared by Joel Kimmel University of Colorado at Boulder & Aerodyne Research Inc. Last Revised 15-Jun-07 BitWise (V2.1 and later) includes features
More informationLec 24 Sequential Logic Revisited Sequential Circuit Design and Timing
Traversing igital esign EECS - Components and esign Techniques for igital Systems EECS wks 6 - Lec 24 Sequential Logic Revisited Sequential Circuit esign and Timing avid Culler Electrical Engineering and
More informationBABAR IFR TDC Board (ITB): requirements and system description
BABAR IFR TDC Board (ITB): requirements and system description Version 1.1 November 1997 G. Crosetti, S. Minutoli, E. Robutti I.N.F.N. Genova 1. Timing measurement with the IFR Accurate track reconstruction
More informationSequential Logic. Introduction to Computer Yung-Yu Chuang
Sequential Logic Introduction to Computer Yung-Yu Chuang with slides by Sedgewick & Wayne (introcs.cs.princeton.edu), Nisan & Schocken (www.nand2tetris.org) and Harris & Harris (DDCA) Review of Combinational
More informationVXI RF Measurement Analyzer
VXI RF Measurement Analyzer Mike Gooding ARGOSystems, Inc. A subsidiary of the Boeing Company 324 N. Mary Ave, Sunnyvale, CA 94088-3452 Phone (408) 524-1796 Fax (408) 524-2026 E-Mail: Michael.J.Gooding@Boeing.com
More informationcascading flip-flops for proper operation clock skew Hardware description languages and sequential logic
equential logic equential circuits simple circuits with feedback latches edge-triggered flip-flops Timing methodologies cascading flip-flops for proper operation clock skew Basic registers shift registers
More informationContents Slide Set 6. Introduction to Chapter 7 of the textbook. Outline of Slide Set 6. An outline of the first part of Chapter 7
CM 69 W4 Section Slide Set 6 slide 2/9 Contents Slide Set 6 for CM 69 Winter 24 Lecture Section Steve Norman, PhD, PEng Electrical & Computer Engineering Schulich School of Engineering University of Calgary
More informationEBU INTERFACES FOR 625 LINE DIGITAL VIDEO SIGNALS AT THE 4:2:2 LEVEL OF CCIR RECOMMENDATION 601 CONTENTS
EBU INTERFACES FOR 625 LINE DIGITAL VIDEO SIGNALS AT THE 4:2:2 LEVEL OF CCIR RECOMMENDATION 601 Tech. 3267 E Second edition January 1992 CONTENTS Introduction.......................................................
More informationFIBRE CHANNEL CONSORTIUM
FIBRE CHANNEL CONSORTIUM FC-PI-2 Clause 6 Optical Physical Layer Test Suite Version 0.51 Technical Document Last Updated: August 15, 2005 Fibre Channel Consortium Durham, NH 03824 Phone: +1-603-862-0701
More informationPart 1: Introduction to Computer Graphics
Part 1: Introduction to Computer Graphics 1. Define computer graphics? The branch of science and technology concerned with methods and techniques for converting data to or from visual presentation using
More informationADF-2 Production Readiness Review
ADF-2 Production Readiness Review Presented by D. Edmunds 11-FEB-2005 The ADF-2 circuit board is part of the new Run IIB Level 1 Calorimeter Trigger. The purpose of this note is to provide the ADF-2 Production
More informationIntroduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics
Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics Egemen K. Çetinkaya Egemen K. Çetinkaya Department of Electrical & Computer Engineering Missouri University of Science and
More informationSequential Logic Basics
Sequential Logic Basics Unlike Combinational Logic circuits that change state depending upon the actual signals being applied to their inputs at that time, Sequential Logic circuits have some form of inherent
More informationIntroduction to Sequential Circuits
Introduction to Sequential Circuits COE 202 Digital Logic Design Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals Presentation Outline Introduction to Sequential Circuits Synchronous
More informationFirst LHC Beams in ATLAS. Peter Krieger University of Toronto On behalf of the ATLAS Collaboration
First LHC Beams in ATLAS Peter Krieger University of Toronto On behalf of the ATLAS Collaboration Cutaway View LHC/ATLAS (Graphic) P. Krieger, University of Toronto Aspen Winter Conference, Feb. 2009 2
More informationLecture 23 Design for Testability (DFT): Full-Scan (chapter14)
Lecture 23 Design for Testability (DFT): Full-Scan (chapter14) Definition Ad-hoc methods Scan design Design rules Scan register Scan flip-flops Scan test sequences Overheads Scan design system Summary
More informationPrevious Lecture Sequential Circuits. Slide Summary of contents covered in this lecture. (Refer Slide Time: 01:55)
Previous Lecture Sequential Circuits Digital VLSI System Design Prof. S. Srinivasan Department of Electrical Engineering Indian Institute of Technology, Madras Lecture No 7 Sequential Circuit Design Slide
More informationELEN Electronique numérique
ELEN0040 - Electronique numérique Patricia ROUSSEAUX Année académique 2014-2015 CHAPITRE 5 Sequential circuits design - Timing issues ELEN0040 5-228 1 Sequential circuits design 1.1 General procedure 1.2
More informationBy David Acker, Broadcast Pix Hardware Engineering Vice President, and SMPTE Fellow Bob Lamm, Broadcast Pix Product Specialist
White Paper Slate HD Video Processing By David Acker, Broadcast Pix Hardware Engineering Vice President, and SMPTE Fellow Bob Lamm, Broadcast Pix Product Specialist High Definition (HD) television is the
More informationTIME RESOLVED XAS DATA COLLECTION WITH AN XIA DXP-4T SPECTROMETER
TIME RESOLVED XAS DATA COLLECTION WITH AN XIA DXP-4T SPECTROMETER W.K. WARBURTON, B. HUBBARD & C. ZHOU X-ray strumentation Associates 2513 Charleston Road, STE 207, Mountain View, CA 94043 USA C. BOOTH
More informationFigure 9.1: A clock signal.
Chapter 9 Flip-Flops 9.1 The clock Synchronous circuits depend on a special signal called the clock. In practice, the clock is generated by rectifying and amplifying a signal generated by special non-digital
More informationSynthesis Technology E102 Quad Temporal Shifter User Guide Version 1.0. Dec
Synthesis Technology E102 Quad Temporal Shifter User Guide Version 1.0 Dec. 2014 www.synthtech.com/euro/e102 OVERVIEW The Synthesis Technology E102 is a digital implementation of the classic Analog Shift
More informationPulseCounter Neutron & Gamma Spectrometry Software Manual
PulseCounter Neutron & Gamma Spectrometry Software Manual MAXIMUS ENERGY CORPORATION Written by Dr. Max I. Fomitchev-Zamilov Web: maximus.energy TABLE OF CONTENTS 0. GENERAL INFORMATION 1. DEFAULT SCREEN
More informationEE141-Fall 2010 Digital Integrated Circuits. Announcements. Homework #8 due next Tuesday. Project Phase 3 plan due this Sat.
EE141-Fall 2010 Digital Integrated Circuits Lecture 24 Timing 1 1 Announcements Homework #8 due next Tuesday Project Phase 3 plan due this Sat. Hanh-Phuc s extra office hours shifted next week Tues. 3-4pm
More informationFlip-Flops and Related Devices. Wen-Hung Liao, Ph.D. 4/11/2001
Flip-Flops and Related Devices Wen-Hung Liao, Ph.D. 4/11/2001 Objectives Recognize the various IEEE/ANSI flip-flop symbols. Use state transition diagrams to describe counter operation. Use flip-flops in
More information