Code-aided Frame Synchronization
|
|
|
- Amberly Jordan
- 5 years ago
- Views:
Transcription
1 DLR.de Chart 1 Code-aided Frame Synchronization MCM 2015 Munich Workshop on Coding and Modulation 30 & 31 July 2015 Stephan Pfletschinger (joint work with Monica Navarro and Pau Closas) Institute for Communication and Navigation
2 DLR.de Chart 2 > Code-aided frame synchronization> Stephan Pfletschinger State of the Art Problem: Find start of frame, typically marked with a sync word Typical frame structure observation window y sync data d 1 data d word s 2 sync word s data d 3 Typical approach Sliding observation window of length NNs Compare received symbols yy nn yy nn, yy nn+1,, yy nn+nn s 1 with known sync word ss = ss 1, ss 2,, ss NN s For each position of the observation window, compute a metric Λ yy nn Commonly used metric: hard or soft correlation
3 DLR.de Chart 3 > Code-aided frame synchronization> Stephan Pfletschinger Frame Structure: Periodic or not Two cases for frame structure: 1. Periodically inserted sync word [Massey 1972] Constant frame length NN f = NN s + NN c Find position which maximizes metric: nn = arg max Λ yy nn 2. One-shot frame synchronization [Chiani 2006] Frame length is variable or unknown Delay or memory constraints do not allow to process the entire frame Hypothesis testing H 0 : yy = dd + ww data H 1 : yy = ss + ww sync word [Massey 1972] J. L. Massey, Optimum frame synchronization, IEEE Trans. Commun., April [Chiani 2006] M. Chiani, M. G. Martini, On sequential frame synchronization in AWGN channels, IEEE Trans. Commun., Feb
4 DLR.de Chart 4 > Code-aided frame synchronization> Stephan Pfletschinger Hypothesis Testing with Likelihood Ratio Test (LRT) Likelihood Ratio Test (LRT) y is sync word Λ yy pp yy H 1 pp yy H 0 DD 1 DD 0 λλ y is not sync word mixed data case is neglected Channel model: BI-AWGN yy nn = xx nn + ww nn, xx nn 1,1, ww nn NN 0, NN 0 2 This leads to the metric (Massey-Chiani) NN ss Λ MC yy = 2 NN 0 ss nn yy nn ln cosh nn=1 2 NN 0 yy nn
5 DLR.de Chart 5 > Code-aided frame synchronization> Stephan Pfletschinger Frame Syncronization Error for Deep-Space Uplink vs. Word Error Rate of new Channel Code
6 DLR.de Chart 6 > Code-aided frame synchronization> Stephan Pfletschinger FSE and WER for (2048,1024) LDPC code (deep-space downlink)
7 DLR.de Chart 7 > Code-aided frame synchronization> Stephan Pfletschinger Observations and possible Enhancement: Exploit Additional Structure in the Frame Observations Massey-Chiani metric is significantly better than correlation However, FER is limited by sync errors, not by decoding errors increase length of sync word? exploit additional information! Additional structure: Sync word is often preceded by an acquisition or idle sequence Channel code acquisition sequence a sync word s codeword d 1 observation window y codeword d 2
8 DLR.de Chart 8 > Code-aided frame synchronization> Stephan Pfletschinger A: Exploit Acquisition Sequence The acquisition sequence is an alternating ±1 sequence Consider this information in LRT Mixed data case is not negligible anymore Increase size of observation window: yy nn yy nn, yy nn+1,, yy nn+mm 1 with MM NN ss Example positions of extended observation window a 2 a A-1 a A s 1 s 2 s N r 1 r 2 a 1 m = 1 r M-1 r M r 1 r 2 r M-1 r M m = 2 r 1 r 2 r M-1 r M m = N+1 Hypotheses: H 0 : mm = 1,2,, NN ss H 1 : mm = NN ss + 1
9 DLR.de Chart 9 > Code-aided frame synchronization> Stephan Pfletschinger LRT considering acquisition sequence Likelihood ratio test leads to Λ LRT A yy = ln cosh NN ss ln ρρ mm cosh mm=1 MM NN ss 2 NN 0 nn=1 MM mm+1 1 nn yy nn + ln cosh 2 1 nn yy NN nn 0 nn=1 cosh MM 2 ss NN nn MM+NNss yy nn 0 nn=mm NN ss +1 MM 2 ss NN nn MM+mm 1 yy nn 0 nn=mm mm+2 all positions of observation window have to be considered
10 DLR.de Chart 10 > Code-aided frame synchronization> Stephan Pfletschinger A: Simulation Results for 16-bit sync word N s = 16 bit
11 DLR.de Chart 11 > Code-aided frame synchronization> Stephan Pfletschinger Observations Significant improvement by considering preceding acquisition (or idle) sequence Small improvement by extending observation window beyond length of sync word B: Exploit Acquisition Sequence and (perfect) Error Detection Long observation window which contains sync word with high probability Find peak of metric detection of maximum, like in periodic case Channel code provides error detection: eliminate false alarms Consider not only position with maximum metric, but the first L positions
12 DLR.de Chart 12 > Code-aided frame synchronization> Stephan Pfletschinger B: Simulation results for 16-bit sync word, 64-bit buffer (perfect error detection)
13 DLR.de Chart 13 > Code-aided frame synchronization> Stephan Pfletschinger Observations method B Significant improvement by exploiting error detection capabilities of channel code (here assumed ideal) C: Frame sync without sync word: Code-based only Metrics 1. Number of satisfied parity checks 2. Sum of magnitude of APP L-values 3. Euclidian distance between reconstructed modulated sequence and received sequence [Hamkins 2011] J. Hamkins, Frame Synchronization Without Attached Sync Markers, IEEE Aerospace Conf Earlier works: Matsumoto and Imai,2002. Wymeersch et al., 2003, Lee et al., 2007, 2008.
14 DLR.de Chart 14 > Code-aided frame synchronization> Stephan Pfletschinger C: (128, 64) binary LDPC code 16-bit sync word
15 DLR.de Chart 15 > Code-aided frame synchronization> Stephan Pfletschinger C: (2048,1024) binary LDPC code (CCSDS AR4JA) 64-bit sync word
16 DLR.de Chart 16 > Code-aided frame synchronization> Stephan Pfletschinger C: (3576,1784) CCSDS turbo code
17 DLR.de Chart 17 > Code-aided frame synchronization> Stephan Pfletschinger Discussion LDPC: Only number of satisfied check nodes performs well Turbo: Sum of posterior L-values works well Code-aided frame sync can match performance of channel code High complexity Different optimum metrics for turbo and LDPC codes [Results are preliminar] Summary and Outlook Presented results are based on receiver enhancements A: Frame sync based on sync marker alone results in poor performance B: Exploitation of error detection is not always feasible (or desired) C: Code-only based frame sync has high complexity Way forward: Joint design of channel code and sync constraints
Optimum Frame Synchronization for Preamble-less Packet Transmission of Turbo Codes
! Optimum Frame Synchronization for Preamble-less Packet Transmission of Turbo Codes Jian Sun and Matthew C. Valenti Wireless Communications Research Laboratory Lane Dept. of Comp. Sci. & Elect. Eng. West
Frame Synchronization in Digital Communication Systems
Quest Journals Journal of Software Engineering and Simulation Volume 3 ~ Issue 6 (2017) pp: 06-11 ISSN(Online) :2321-3795 ISSN (Print):2321-3809 www.questjournals.org Research Paper Frame Synchronization
On the Complexity-Performance Trade-off in Code-Aided Frame Synchronization
On the Complexity-Performance Trade-off in Code-Aided Frame Synchronization Daniel Jakubisin and R. Michael Buehrer Mobile and Portable Radio Research Group (MPRG), Wireless@VT, Virginia Tech, Blacksburg,
Performance of a Low-Complexity Turbo Decoder and its Implementation on a Low-Cost, 16-Bit Fixed-Point DSP
Performance of a ow-complexity Turbo Decoder and its Implementation on a ow-cost, 6-Bit Fixed-Point DSP Ken Gracie, Stewart Crozier, Andrew Hunt, John odge Communications Research Centre 370 Carling Avenue,
Decoder Assisted Channel Estimation and Frame Synchronization
University of Tennessee, Knoxville Trace: Tennessee Research and Creative Exchange University of Tennessee Honors Thesis Projects University of Tennessee Honors Program Spring 5-2001 Decoder Assisted Channel
Part 2.4 Turbo codes. p. 1. ELEC 7073 Digital Communications III, Dept. of E.E.E., HKU
Part 2.4 Turbo codes p. 1 Overview of Turbo Codes The Turbo code concept was first introduced by C. Berrou in 1993. The name was derived from an iterative decoding algorithm used to decode these codes
Improving Frame FEC Efficiency. Improving Frame FEC Efficiency. Using Frame Bursts. Lior Khermosh, Passave. Ariel Maislos, Passave
Improving Frame FEC Efficiency Improving Frame FEC Efficiency Using Frame Bursts Ariel Maislos, Passave Lior Khermosh, Passave Motivation: Efficiency Improvement Motivation: Efficiency Improvement F-FEC
PERFORMANCE OF NEW ATTACHED SYNC MARKERS FOR TURBO-CODE FRAME SYNCHRONIZATION IN DEEP-SPACE TELEMETRY SCENARIO
PERFORMANCE OF NEW ATTACHED SYNC MARKERS FOR TURBO-CODE FRAME SYNCHRONIZATION IN DEEP-SPACE TELEMETRY SCENARIO Ricard Abellò 1, Paolo Andreazza 2, Noureddine Boujnah 2, Gian Paolo Calzolari 1, Xavier Enrich
Analog Sliding Window Decoder Core for Mixed Signal Turbo Decoder
Analog Sliding Window Decoder Core for Mixed Signal Turbo Decoder Matthias Moerz Institute for Communications Engineering, Munich University of Technology (TUM), D-80290 München, Germany Telephone: +49
FPGA Implementation of Convolutional Encoder And Hard Decision Viterbi Decoder
FPGA Implementation of Convolutional Encoder And Hard Decision Viterbi Decoder JTulasi, TVenkata Lakshmi & MKamaraju Department of Electronics and Communication Engineering, Gudlavalleru Engineering College,
A NOTE ON FRAME SYNCHRONIZATION SEQUENCES
A NOTE ON FRAME SYNCHRONIZATION SEQUENCES Thokozani Shongwe 1, Victor N. Papilaya 2 1 Department of Electrical and Electronic Engineering Science, University of Johannesburg P.O. Box 524, Auckland Park,
Successive Cancellation Decoding of Single Parity-Check Product Codes
Successive Cancellation Decoding of Single Parity-Check Product Codes Mustafa Cemil Coşkun, Gianluigi Liva, Alexandre Graell i Amat and Michael Lentmaier Institute of Communications and Navigation, German
data and is used in digital networks and storage devices. CRC s are easy to implement in binary
Introduction Cyclic redundancy check (CRC) is an error detecting code designed to detect changes in transmitted data and is used in digital networks and storage devices. CRC s are easy to implement in
FEC Selection for 25G/50G/100G EPON
FEC Selection for 25G/50G/100G EPON Bill Powell, Ed Harstead - Nokia Fixed Networks CTO Group Adriaan de Lind van Wijngaarden, Vincent Houtsma, Dora van Veen - Nokia Bell Labs Orlando, FL November 2017
VITERBI DECODER FOR NASA S SPACE SHUTTLE S TELEMETRY DATA
VITERBI DECODER FOR NASA S SPACE SHUTTLE S TELEMETRY DATA ROBERT MAYER and LOU F. KALIL JAMES McDANIELS Electronics Engineer, AST Principal Engineers Code 531.3, Digital Systems Section Signal Recover
Operating Bio-Implantable Devices in Ultra-Low Power Error Correction Circuits: using optimized ACS Viterbi decoder
Operating Bio-Implantable Devices in Ultra-Low Power Error Correction Circuits: using optimized ACS Viterbi decoder Roshini R, Udhaya Kumar C, Muthumani D Abstract Although many different low-power Error
Hardware Implementation of Viterbi Decoder for Wireless Applications
Hardware Implementation of Viterbi Decoder for Wireless Applications Bhupendra Singh 1, Sanjeev Agarwal 2 and Tarun Varma 3 Deptt. of Electronics and Communication Engineering, 1 Amity School of Engineering
Application of Symbol Avoidance in Reed-Solomon Codes to Improve their Synchronization
Application of Symbol Avoidance in Reed-Solomon Codes to Improve their Synchronization Thokozani Shongwe Department of Electrical and Electronic Engineering Science, University of Johannesburg, P.O. Box
On the Performance of Short Tail-Biting Convolutional Codes for Ultra-Reliable Communications
On the Performance of Short Tail-Biting Convolutional Codes for Ultra-Reliable Communications Lorenzo Gaudio, Tudor Ninacs, Thomas Jerkovits and Gianluigi Liva Institute of Communications and Navigation
The implementation challenges of polar codes
The implementation challenges of polar codes Robert G. Maunder CTO, AccelerComm February 28 Abstract Although polar codes are a relatively immature channel coding technique with no previous standardised
Low-Floor Decoders for LDPC Codes
Low-Floor Decoders for LDPC Codes Yang Han and William E. Ryan University of Arizona {yhan,ryan}@ece.arizona.edu Abstract One of the most significant impediments to the use of LDPC codes in many communication
VirtualSync: Timing Optimization by Synchronizing Logic Waves with Sequential and Combinational Components as Delay Units
VirtualSync: Timing Optimization by Synchronizing Logic Waves with Sequential and Combinational Components as Delay Units Grace Li Zhang 1, Bing Li 1, Masanori Hashimoto 2 and Ulf Schlichtmann 1 1 Chair
Implementation of a turbo codes test bed in the Simulink environment
University of Wollongong Research Online Faculty of Informatics - Papers (Archive) Faculty of Engineering and Information Sciences 2005 Implementation of a turbo codes test bed in the Simulink environment
Investigation of the Effectiveness of Turbo Code in Wireless System over Rician Channel
International Journal of Networks and Communications 2015, 5(3): 46-53 DOI: 10.5923/j.ijnc.20150503.02 Investigation of the Effectiveness of Turbo Code in Wireless System over Rician Channel Zachaeus K.
THE USE OF forward error correction (FEC) in optical networks
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 8, AUGUST 2005 461 A High-Speed Low-Complexity Reed Solomon Decoder for Optical Communications Hanho Lee, Member, IEEE Abstract
Adaptive decoding of convolutional codes
Adv. Radio Sci., 5, 29 214, 27 www.adv-radio-sci.net/5/29/27/ Author(s) 27. This work is licensed under a Creative Commons License. Advances in Radio Science Adaptive decoding of convolutional codes K.
FRAME ERROR RATE EVALUATION OF A C-ARQ PROTOCOL WITH MAXIMUM-LIKELIHOOD FRAME COMBINING
FRAME ERROR RATE EVALUATION OF A C-ARQ PROTOCOL WITH MAXIMUM-LIKELIHOOD FRAME COMBINING Julián David Morillo Pozo and Jorge García Vidal Computer Architecture Department (DAC), Technical University of
High Speed Optical Networking: Task 3 FEC Coding, Channel Models, and Evaluations
1 Sponsored High Speed Optical Networking: Task 3 FEC Coding, Channel Models, and Evaluations Joel M. Morris, PhD Communications and Signal Processing Laboratory (CSPL) UMBC/CSEE Department 1000 Hilltop
A Robust Turbo Codec Design for Satellite Communications
A Robust Turbo Codec Design for Satellite Communications Dr. V Sambasiva Rao Professor, ECE Department PES University, India Abstract Satellite communication systems require forward error correction techniques
Detection and demodulation of non-cooperative burst signal Feng Yue 1, Wu Guangzhi 1, Tao Min 1
International Conference on Applied Science and Engineering Innovation (ASEI 2015) Detection and demodulation of non-cooperative burst signal Feng Yue 1, Wu Guangzhi 1, Tao Min 1 1 China Satellite Maritime
AUDIOVISUAL COMMUNICATION
AUDIOVISUAL COMMUNICATION Laboratory Session: Recommendation ITU-T H.261 Fernando Pereira The objective of this lab session about Recommendation ITU-T H.261 is to get the students familiar with many aspects
An Implementation of a Forward Error Correction Technique using Convolution Encoding with Viterbi Decoding
An Implementation of a Forward Error Correction Technique using Convolution Encoding with Viterbi Decoding Himmat Lal Kumawat, Sandhya Sharma Abstract This paper, as the name suggests, shows the working
CHAPTER 6 ASYNCHRONOUS QUASI DELAY INSENSITIVE TEMPLATES (QDI) BASED VITERBI DECODER
80 CHAPTER 6 ASYNCHRONOUS QUASI DELAY INSENSITIVE TEMPLATES (QDI) BASED VITERBI DECODER 6.1 INTRODUCTION Asynchronous designs are increasingly used to counter the disadvantages of synchronous designs.
Design And Implementation Of Coding Techniques For Communication Systems Using Viterbi Algorithm * V S Lakshmi Priya 1 Duggirala Ramakrishna Rao 2
Design And Implementation Of Coding Techniques For Communication Systems Using Viterbi Algorithm * V S Lakshmi Priya 1 Duggirala Ramakrishna Rao 2 1PG Student (M. Tech-ECE), Dept. of ECE, Geetanjali College
Timing with Virtual Signal Synchronization for Circuit Performance and Netlist Security
Timing with Virtual Signal Synchronization for Circuit Performance and Netlist Security Grace Li Zhang, Bing Li, Ulf Schlichtmann Chair of Electronic Design Automation Technical University of Munich (TUM)
Design and Implementation of Encoder and Decoder for SCCPM System Based on DSP Xuebao Wang1, a, Jun Gao1, b and Gaoqi Dou1, c
International Conference on Mechatronics Engineering and Information Technology (ICMEIT 2016) Design and Implementation of Encoder and Decoder for SCCPM System Based on DSP Xuebao Wang1, a, Jun Gao1, b
This paper is a preprint of a paper accepted by Electronics Letters and is subject to Institution of Engineering and Technology Copyright.
This paper is a preprint of a paper accepted by Electronics Letters and is subject to Institution of Engineering and Technology Copyright. The final version is published and available at IET Digital Library
Fault Detection And Correction Using MLD For Memory Applications
Fault Detection And Correction Using MLD For Memory Applications Jayasanthi Sambbandam & G. Jose ECE Dept. Easwari Engineering College, Ramapuram E-mail : shanthisindia@yahoo.com & josejeyamani@gmail.com
Logic Design II (17.342) Spring Lecture Outline
Logic Design II (17.342) Spring 2012 Lecture Outline Class # 05 February 23, 2012 Dohn Bowden 1 Today s Lecture Analysis of Clocked Sequential Circuits Chapter 13 2 Course Admin 3 Administrative Admin
Sequential Circuit Design: Principle
Sequential Circuit Design: Principle modified by L.Aamodt 1 Outline 1. 2. 3. 4. 5. 6. 7. 8. Overview on sequential circuits Synchronous circuits Danger of synthesizing asynchronous circuit Inference of
Performance Improvement of AMBE 3600 bps Vocoder with Improved FEC
Performance Improvement of AMBE 3600 bps Vocoder with Improved FEC Ali Ekşim and Hasan Yetik Center of Research for Advanced Technologies of Informatics and Information Security (TUBITAK-BILGEM) Turkey
VA08V Multi State Viterbi Decoder. Small World Communications. VA08V Features. Introduction. Signal Descriptions
Multi State Viterbi ecoder Features 16, 32, 64 or 256 states (memory m = 4, 5, 6 or 8, constraint lengths 5, 6, 7 or 9) Viterbi decoder Up to 398 MHz internal clock Up to 39.8 Mbit/s for 16, 32 or 64 states
Scalability of MB-level Parallelism for H.264 Decoding
Scalability of Macroblock-level Parallelism for H.264 Decoding Mauricio Alvarez Mesa 1, Alex Ramírez 1,2, Mateo Valero 1,2, Arnaldo Azevedo 3, Cor Meenderinck 3, Ben Juurlink 3 1 Universitat Politècnica
BER MEASUREMENT IN THE NOISY CHANNEL
BER MEASUREMENT IN THE NOISY CHANNEL PREPARATION... 2 overview... 2 the basic system... 3 a more detailed description... 4 theoretical predictions... 5 EXPERIMENT... 6 the ERROR COUNTING UTILITIES module...
Wyner-Ziv Coding of Motion Video
Wyner-Ziv Coding of Motion Video Anne Aaron, Rui Zhang, and Bernd Girod Information Systems Laboratory, Department of Electrical Engineering Stanford University, Stanford, CA 94305 {amaaron, rui, bgirod}@stanford.edu
Using Embedded Dynamic Random Access Memory to Reduce Energy Consumption of Magnetic Recording Read Channel
IEEE TRANSACTIONS ON MAGNETICS, VOL. 46, NO. 1, JANUARY 2010 87 Using Embedded Dynamic Random Access Memory to Reduce Energy Consumption of Magnetic Recording Read Channel Ningde Xie 1, Tong Zhang 1, and
WYNER-ZIV VIDEO CODING WITH LOW ENCODER COMPLEXITY
WYNER-ZIV VIDEO CODING WITH LOW ENCODER COMPLEXITY (Invited Paper) Anne Aaron and Bernd Girod Information Systems Laboratory Stanford University, Stanford, CA 94305 {amaaron,bgirod}@stanford.edu Abstract
Built-In Self-Test (BIST) Abdil Rashid Mohamed, Embedded Systems Laboratory (ESLAB) Linköping University, Sweden
Built-In Self-Test (BIST) Abdil Rashid Mohamed, abdmo@ida ida.liu.se Embedded Systems Laboratory (ESLAB) Linköping University, Sweden Introduction BIST --> Built-In Self Test BIST - part of the circuit
Final Exam review: chapter 4 and 5. Supplement 3 and 4
Final Exam review: chapter 4 and 5. Supplement 3 and 4 1. A new type of synchronous flip-flop has the following characteristic table. Find the corresponding excitation table with don t cares used as much
TERRESTRIAL broadcasting of digital television (DTV)
IEEE TRANSACTIONS ON BROADCASTING, VOL 51, NO 1, MARCH 2005 133 Fast Initialization of Equalizers for VSB-Based DTV Transceivers in Multipath Channel Jong-Moon Kim and Yong-Hwan Lee Abstract This paper
NUMEROUS elaborate attempts have been made in the
IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 46, NO. 12, DECEMBER 1998 1555 Error Protection for Progressive Image Transmission Over Memoryless and Fading Channels P. Greg Sherwood and Kenneth Zeger, Senior
BER Performance Comparison of HOVA and SOVA in AWGN Channel
BER Performance Comparison of HOVA and SOVA in AWGN Channel D.G. Talasadar 1, S. V. Viraktamath 2, G. V. Attimarad 3, G. A. Radder 4 SDM College of Engineering and Technology, Dharwad, Karnataka, India
100Gb/s Single-lane SERDES Discussion. Phil Sun, Credo Semiconductor IEEE New Ethernet Applications Ad Hoc May 24, 2017
100Gb/s Single-lane SERDES Discussion Phil Sun, Credo Semiconductor IEEE 802.3 New Ethernet Applications Ad Hoc May 24, 2017 Introduction This contribution tries to share thoughts on 100Gb/s single-lane
VHDL IMPLEMENTATION OF TURBO ENCODER AND DECODER USING LOG-MAP BASED ITERATIVE DECODING
VHDL IMPLEMENTATION OF TURBO ENCODER AND DECODER USING LOG-MAP BASED ITERATIVE DECODING Rajesh Akula, Assoc. Prof., Department of ECE, TKR College of Engineering & Technology, Hyderabad. akula_ap@yahoo.co.in
Technical report on validation of error models for n.
Technical report on validation of error models for 802.11n. Rohan Patidar, Sumit Roy, Thomas R. Henderson Department of Electrical Engineering, University of Washington Seattle Abstract This technical
Jin-Fu Li Advanced Reliable Systems (ARES) Laboratory. National Central University
Chapter 3 Basics of VLSI Testing (2) Jin-Fu Li Advanced Reliable Systems (ARES) Laboratory Department of Electrical Engineering National Central University Jhongli, Taiwan Outline Testing Process Fault
Bridging the Gap Between CBR and VBR for H264 Standard
Bridging the Gap Between CBR and VBR for H264 Standard Othon Kamariotis Abstract This paper provides a flexible way of controlling Variable-Bit-Rate (VBR) of compressed digital video, applicable to the
Figure.1 Clock signal II. SYSTEM ANALYSIS
International Journal of Advances in Engineering, 2015, 1(4), 518-522 ISSN: 2394-9260 (printed version); ISSN: 2394-9279 (online version); url:http://www.ijae.in RESEARCH ARTICLE Multi bit Flip-Flop Grouping
Digital Circuits. Innovation Fellows Program
Innovation Fellows Program Digital Circuits, http://saliterman.umn.edu/ Department of Biomedical Engineering, University of Minnesota Topics Digital Electronics TTL and CMOS Logic National Instrument s
REDUCED-COMPLEXITY DECODING FOR CONCATENATED CODES BASED ON RECTANGULAR PARITY-CHECK CODES AND TURBO CODES
REDUCED-COMPLEXITY DECODING FOR CONCATENATED CODES BASED ON RECTANGULAR PARITY-CHECK CODES AND TURBO CODES John M. Shea and Tan F. Wong University of Florida Department of Electrical and Computer Engineering
Administrative issues. Sequential logic
Administrative issues Midterm #1 will be given Tuesday, October 29, at 9:30am. The entire class period (75 minutes) will be used. Open book, open notes. DDPP sections: 2.1 2.6, 2.10 2.13, 3.1 3.4, 3.7,
Novel Correction and Detection for Memory Applications 1 B.Pujita, 2 SK.Sahir
Novel Correction and Detection for Memory Applications 1 B.Pujita, 2 SK.Sahir 1 M.Tech Research Scholar, Priyadarshini Institute of Technology & Science, Chintalapudi, India 2 HOD, Priyadarshini Institute
Joint use of LTP and Erasure FEC for space environments (ECLSA 2.0)
Joint use of LTP and Erasure FEC for space environments (ECLSA 2.0) Nicola Alessi, Carlo Caini, *Tomaso de Cola University of Bologna, *DLR Oberpfaffenhofen-Wessling Outline Introduction to ECLSA ECLSA
176 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, VOL. 13, NO. 2, FEBRUARY 2003
176 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, VOL. 13, NO. 2, FEBRUARY 2003 Transactions Letters Error-Resilient Image Coding (ERIC) With Smart-IDCT Error Concealment Technique for
SSTV Transmission Methodology
SSTV Transmission Methodology Slow Scan TV (SSTV) is a video mode which uses analog frequency modulation. Every different brightness in the image is assigned a different audio frequency. The modulating
Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur
Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture No. # 29 Minimizing Switched Capacitance-III. (Refer
Robust 3-D Video System Based on Modified Prediction Coding and Adaptive Selection Mode Error Concealment Algorithm
International Journal of Signal Processing Systems Vol. 2, No. 2, December 2014 Robust 3-D Video System Based on Modified Prediction Coding and Adaptive Selection Mode Error Concealment Algorithm Walid
On the design of turbo codes with convolutional interleavers
University of Wollongong Research Online University of Wollongong Thesis Collection 1954-2016 University of Wollongong Thesis Collections 2005 On the design of turbo codes with convolutional interleavers
Implementation of CRC and Viterbi algorithm on FPGA
Implementation of CRC and Viterbi algorithm on FPGA S. V. Viraktamath 1, Akshata Kotihal 2, Girish V. Attimarad 3 1 Faculty, 2 Student, Dept of ECE, SDMCET, Dharwad, 3 HOD Department of E&CE, Dayanand
FAULT SECURE ENCODER AND DECODER WITH CLOCK GATING
FAULT SECURE ENCODER AND DECODER WITH CLOCK GATING N.Kapileswar 1 and P.Vijaya Santhi 2 Dept.of ECE,NRI Engineering College, Pothavarapadu,,,INDIA 1 nvkapil@gmail.com, 2 santhipalepu@gmail.com Abstract:
gresearch Focus Cognitive Sciences
Learning about Music Cognition by Asking MIR Questions Sebastian Stober August 12, 2016 CogMIR, New York City sstober@uni-potsdam.de http://www.uni-potsdam.de/mlcog/ MLC g Machine Learning in Cognitive
PRACTICAL PERFORMANCE MEASUREMENTS OF LTE BROADCAST (EMBMS) FOR TV APPLICATIONS
PRACTICAL PERFORMANCE MEASUREMENTS OF LTE BROADCAST (EMBMS) FOR TV APPLICATIONS David Vargas*, Jordi Joan Gimenez**, Tom Ellinor*, Andrew Murphy*, Benjamin Lembke** and Khishigbayar Dushchuluun** * British
Distributed Video Coding Using LDPC Codes for Wireless Video
Wireless Sensor Network, 2009, 1, 334-339 doi:10.4236/wsn.2009.14041 Published Online November 2009 (http://www.scirp.org/journal/wsn). Distributed Video Coding Using LDPC Codes for Wireless Video Abstract
DESIGN AND SIMULATION OF A CIRCUIT TO PREDICT AND COMPENSATE PERFORMANCE VARIABILITY IN SUBMICRON CIRCUIT
DESIGN AND SIMULATION OF A CIRCUIT TO PREDICT AND COMPENSATE PERFORMANCE VARIABILITY IN SUBMICRON CIRCUIT Sripriya. B.R, Student of M.tech, Dept of ECE, SJB Institute of Technology, Bangalore Dr. Nataraj.
ni.com Digital Signal Processing for Every Application
Digital Signal Processing for Every Application Digital Signal Processing is Everywhere High-Volume Image Processing Production Test Structural Sound Health and Vibration Monitoring RF WiMAX, and Microwave
High-Speed ADC Building Blocks in 90 nm CMOS
High-Speed ADC Building Blocks in 90 nm CMOS Markus Grözing, Manfred Berroth, INT Erwin Gerhardt, Bernd Franz, Wolfgang Templ, ALCATEL Institute of Electrical and Optical Communications Engineering Institute
Unequal Error Protection Codes for Wavelet Image Transmission over W-CDMA, AWGN and Rayleigh Fading Channels
Unequal Error Protection Codes for Wavelet Image Transmission over W-CDMA, AWGN and Rayleigh Fading Channels MINH H. LE and RANJITH LIYANA-PATHIRANA School of Engineering and Industrial Design College
Sharif University of Technology. SoC: Introduction
SoC Design Lecture 1: Introduction Shaahin Hessabi Department of Computer Engineering System-on-Chip System: a set of related parts that act as a whole to achieve a given goal. A system is a set of interacting
IMPLEMENTATION ISSUES OF TURBO SYNCHRONIZATION WITH DUO-BINARY TURBO DECODING
IMPLEMENTATION ISSUES OF TURBO SYNCHRONIZATION WITH DUO-BINARY TURBO DECODING M. Alles, T. Lehnig-Emden, U. Wasenmüller, N. Wehn {alles, lehnig, wasenmueller, wehn}@eit.uni-l.de Microelectronic System
Co-location of PMP 450 and PMP 100 systems in the 900 MHz band and migration recommendations
Co-location of PMP 450 and PMP 100 systems in the 900 MHz band and migration recommendations Table of Contents 3 Introduction 3 Synchronization and timing 4 Frame start 5 Frame length 5 Frame length configuration
LPI SIGNALING ACROSS CLAUSE 108 RS-FEC
March 2015 P802.3by 25 Gb/s Ethernet Task Force 1 LPI SIGNALING ACROSS CLAUSE 108 RS-FEC Adee Ran March 2015 P802.3by 25 Gb/s Ethernet Task Force 2 Background LPI original functions TX informs the RX that
Reconstruction of Ca 2+ dynamics from low frame rate Ca 2+ imaging data CS229 final project. Submitted by: Limor Bursztyn
Reconstruction of Ca 2+ dynamics from low frame rate Ca 2+ imaging data CS229 final project. Submitted by: Limor Bursztyn Introduction Active neurons communicate by action potential firing (spikes), accompanied
2 MHz Lock-In Amplifier
2 MHz Lock-In Amplifier SR865 2 MHz dual phase lock-in amplifier SR865 2 MHz Lock-In Amplifier 1 mhz to 2 MHz frequency range Dual reference mode Low-noise current and voltage inputs Touchscreen data display
VISUAL CONTENT BASED SEGMENTATION OF TALK & GAME SHOWS. O. Javed, S. Khan, Z. Rasheed, M.Shah. {ojaved, khan, zrasheed,
VISUAL CONTENT BASED SEGMENTATION OF TALK & GAME SHOWS O. Javed, S. Khan, Z. Rasheed, M.Shah {ojaved, khan, zrasheed, shah}@cs.ucf.edu Computer Vision Lab School of Electrical Engineering and Computer
EFM Copper Technical Overview EFM May, 2003 Hugh Barrass (Cisco Systems), Vice Chair. IEEE 802.3ah EFM Task Force IEEE802.
EFM Copper Technical Overview EFM May, 2003 Hugh Barrass (Cisco Systems), Vice Chair. IEEE 802.3ah EFM Task Force barrass_1_0503.pdf hbarrass@cisco.com 4 Technical Overview The Components of the Standard
Compressed-Sensing-Enabled Video Streaming for Wireless Multimedia Sensor Networks Abstract:
Compressed-Sensing-Enabled Video Streaming for Wireless Multimedia Sensor Networks Abstract: This article1 presents the design of a networked system for joint compression, rate control and error correction
Design Project: Designing a Viterbi Decoder (PART I)
Digital Integrated Circuits A Design Perspective 2/e Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolić Chapters 6 and 11 Design Project: Designing a Viterbi Decoder (PART I) 1. Designing a Viterbi
Course 10 The PDH multiplexing hierarchy.
Course 10 The PDH multiplexing hierarchy. Zsolt Polgar Communications Department Faculty of Electronics and Telecommunications, Technical University of Cluj-Napoca Multiplexing of plesiochronous signals;
<EDGE Looped based BER and TX measurements using ARB files on the R&S CMW 500> Products: R&S CMW500 R&S CMW- KW200 R&S CMW- KM200. <Application Note>
Application Note Products: R&S CMW500 R&S CMW- KW200 R&S CMW- KM200 -
Bit Swapping LFSR and its Application to Fault Detection and Diagnosis Using FPGA
Bit Swapping LFSR and its Application to Fault Detection and Diagnosis Using FPGA M.V.M.Lahari 1, M.Mani Kumari 2 1,2 Department of ECE, GVPCEOW,Visakhapatnam. Abstract The increasing growth of sub-micron
An MFA Binary Counter for Low Power Application
Volume 118 No. 20 2018, 4947-4954 ISSN: 1314-3395 (on-line version) url: http://www.ijpam.eu ijpam.eu An MFA Binary Counter for Low Power Application Sneha P Department of ECE PSNA CET, Dindigul, India
ECE 5765 Modern Communication Fall 2005, UMD Experiment 10: PRBS Messages, Eye Patterns & Noise Simulation using PRBS
ECE 5765 Modern Communication Fall 2005, UMD Experiment 10: PRBS Messages, Eye Patterns & Noise Simulation using PRBS modules basic: SEQUENCE GENERATOR, TUNEABLE LPF, ADDER, BUFFER AMPLIFIER extra basic:
C O B A R 18R U s e r G u i d e P a g e 1. User Guide COBRA 18R. Wireless Firing System.
C O B A R 18R U s e r G u i d e P a g e 1 User Guide COBRA 18R Wireless Firing System C O B A R 18R U s e r G u i d e P a g e 2 TABLE OF CONTENTS 1. SYSTEM INTRO... 3 2. POWER ON... 4 3. REMOTE / FIRING
Error performance objective for 25 GbE
Error performance objective for 25 GbE Pete Anslow, Ciena IEEE 25 Gb/s Ethernet Study Group, Ottawa, Canada, September 2014 1 History The error performance objective adopted for the P802.3ba, P802.3bj
A Discrete Time Markov Chain Model for High Throughput Bidirectional Fano Decoders
A Discrete Time Markov Chain Model for High Throughput Bidirectional Fano s Ran Xu, Graeme Woodward, Kevin Morris and Taskin Kocak Centre for Communications Research, Department of Electrical and Electronic
RS-FEC Codeword Monitoring for 802.3cd
RS-FEC Codeword Monitoring for 802.3cd (in support of comment #14 against D2.1) Adee Ran Intel Corp. IEEE P802.3cd task force 2 Contributors / Supporters Kent Lusted, Intel Upen Reddy Kareti, Cisco IEEE
Review paper on study of various Interleavers and their significance
Review paper on study of various Interleavers and their significance Bobby Raje 1, Karuna Markam 2 1,2Department of Electronics, M.I.T.S, Gwalior, India ---------------------------------------------------------------------------------***------------------------------------------------------------------------------------
Unit 11. Latches and Flip-Flops
Unit 11 Latches and Flip-Flops 1 Combinational Circuits A combinational circuit consists of logic gates whose outputs, at any time, are determined by combining the values of the inputs. For n input variables,
Logic Analysis Basics
Logic Analysis Basics September 27, 2006 presented by: Alex Dickson Copyright 2003 Agilent Technologies, Inc. Introduction If you have ever asked yourself these questions: What is a logic analyzer? What
Logic Analysis Basics
Logic Analysis Basics September 27, 2006 presented by: Alex Dickson Copyright 2003 Agilent Technologies, Inc. Introduction If you have ever asked yourself these questions: What is a logic analyzer? What