OLED-on-silicon chip with new pixel circuit

Size: px
Start display at page:

Download "OLED-on-silicon chip with new pixel circuit"

Transcription

1 J. Cent. South Univ. (2012) 19: DOI: /s OLED-on-silicon chip with new pixel circuit LIU Yan-yan( 刘艳艳 ) 1,2, GENG Wei-dong( 耿卫东 ) 1,2, DAI Yong-ping( 代永平 ) 1,2 1. Tianjin Key Laboratory for Photoelectronic Thin Film Devices and Technology, Nankai University, Tianjin , China 2. Key Laboratory of Opto-electronic Information Science and Technology (Nankai University, Tianjin University), Ministry of Education, Tianjin , China Central South University Press and Springer-Verlag Berlin Heidelberg 2012 Abstract: A low power OLED-on-silicon chip design that used in microdisplay was presented. A novel pixel circuit was proposed to meet the special requirement of OLED-on-silicon. The novel pixel consists of three transistors and one capacitor (3T1C). It has simple structure and can effectively reduce the current glitch generated during the AC driving from 55 µa to 7.5 µa, so that it can improve the precision of grayscale of display as well as extend the lifetime of OLED material. Except for the pixel array, low power row driver, column driver and other functional modules were also integrated on the chip. Several techniques were adopted to reduce the power consumption and frequency requirement of the chip. Finally, a resolution chip was fabricated with standard 0.35 μm CMOS process of CSM and the chip can operate correctly. Key words: organic light-emitting diode (OLED); pixel circuit; ac driving 1 Introduction Active matrix organic light-emitting diode (AMOLED) displays attract more and more interest in recent years due to their outstanding advantages of low power, high brightness and wide viewing angle [1 2]. AMOLED-on-silicon perfectly combines the OLED technology together with the CMOS IC technology, which has unique attributes including self-emitting, fast response time, and wide operation temperature in application of near-to-eye displays compared with other microdisplay technologies such as liquid crystal display (LCD) and liquid crystal on silicon (LCoS) [3]. It has great potential in applications of military defense, aeronautics and astronautics. A low power OLED-on-silicon chip with novel pixel circuit was designed in this work. And a resolution chip was implemented with standard 0.35 μm CMOS process of CSM. The firstly proposed novel pixel circuit consists of three transistors and one capacitor (3T1C), which has simpler structure than current pixel circuits [1, 4] of OLED-on-silicon. More importantly, with proper configuration of the W/L ratio between the driving transistor M1 and switch transistor M3, the current glitch generated during the ac driving of conventional two transistors and one capacitor (2T1C) circuit [5] can be effectively decreased from 55 to 7.5 µa. The effective restraining of current glitch in pixel circuit can ensure the accuracy of driving current of OLED, furthermore ensure the accuracy of luminance linearity. And the ac driving scheme of the pixel circuit can also prolong the lifetime of OLED device. Low power row driver and column driver and other function modules were also integrated in the chip, which uses time ratio grayscale method [6] to realize the multi-grayscales display. Several useful techniques were used to reduce the power consumption and frequency requirement of the chip. 2 OLED-on-silicon chip design Figure 1 shows the block diagram of the designed OLED-on-silicon chip, which consists of row driver, column driver, serial-to-parallel conversion data processing module, clock generation circuit and active pixel array. Each pixel is divided into three sub-pixels R, G and B. The input signals include clock (pck), sub-field synchronization signal (SVs), row synchronization signal (Hs) and input digital video data. The chip operates as follows: Under the trigger of row clock Hs (i.e. row synchronization signal), row driver generates line-by-line scan signals according to the (SVs) to select 480 rows of the pixel array sequentially. The column driver is divided Foundation item: Project(10ZCKFGX00200) supported by the Tianjin Science and Technology Supporting Plan, China; Project supported by the Fundamental Research Funds for the Central Universities of China Received date: ; Accepted date: Corresponding author: LIU Yan-yan, PhD; Tel: ; lyytianjin@nankai.edu.cn

2 J. Cent. South Univ. (2012) 19: Fig. 1 Block diagram of OLED-on-silicon chip into two groups to drive the odd and even columns of the pixel array, respectively. Under the triggers of column clock (Cck) and (Hs), four groups of R/G/B data are fed into shift registers for latch. Then, the latched data can be transferred into the pixel array by the CMOS switches. The embedded serial-to-parallel conversion module converts one group of input data into four groups of data to shorten the writing time of pixel data to about one quarter of the situation without it. This could effectively reduce the (Cck) frequency required by the column driver and reduce the power dissipation of the whole chip as well. 2.1 Novel pixel circuit The critical part of the chip design which distinguishes OLEDs from LCD is the pixel or sub-pixel circuit. There are several key points for the pixel design of OLED-on-silicon. Firstly, limited by the production cost, generally, the pixel of the OLED-on-silicon is controlled from 12 μm to 24 μm [7]. So, the pixel circuit must be compact enough to fit the area. Secondly, the operating current of the OLED material is tiny, which brings challenge for the CMOS pixel to display multi-gray scales since generally the current of the CMOS pixel is much greater [4, 8]. Experts of MED Corporation have said that the voltage-programmed pixel is better than the current-programmed pixel in displaying multi-gray scales for OLED-on-silicon in future. Thirdly, the OLED luminance is directly proportional to its current density [9]. With long time operation, the luminance of OLED often decays gradually [10], while ac driving scheme can be used as an electrical compensation to extend the lifetime of OLED [11]. The conventional voltage-programmed two transistors and one capacitor (2T1C) with ac driving scheme seem to be a good choice of OLED-on-silicon [5]. But from the simulating result, we found that there existed switching effect [12] in the pixel circuit during the ac driving, which brings errors to the driving current of OLED and reduces the precision of the display gray scales. Figure 2(a) shows the conventional 2T1C pixel with the ac driving timing. M 1 is the driving transistor that offers current for OLED. M 2 is the switch to control the writing of data, which is controlled by the row scan signal V scan. C s is the storage capacitor that is used to store the data V data. The operation of the pixel is divided into two periods: programming and lighting. During the programming period, M 2 turns on and C s is charged to V data. M 1 is turned off and OLED is reverse-biased. Then, pixel goes into the lighting period. Now M 2 is turned off, the V data stored in C s makes M 1 turn on. At this time, OLED is forward biased and lights with the current is offered by M 1. Figure 3 shows the transient simulation result of the 2T1C pixel in Fig. 2(a). The MOSFET SPICE models adopted in the simulation came from the 0.35 µm Dualgate (3.3 V/5 V) CMOS process of CSM. V DD is 5 V, the ratios of M 1 and M 2 are 0.7 µm/7.5 µm and 2 µm/ 0.5 µm, respectively, and C s is 0.2 pf. The OLED model is represented by a diode parallel with a capacitor, as the arrow points out in Fig. 2(a). Detailed parameters refer to Ref. [13]. The n is 30, I s is A/cm 2 for the diode model and the serial resistor R 1 is 80 Ω. The capacitance of OLED per unit area is about 25 nf/cm 2. One cycle of V scan is 4 µs. The value of V data was set to 0, 1.5, 2.5, 3.5

3 1278 J. Cent. South Univ. (2012) 19: Fig. 2 Conventional 2T1C pixel with ac driving timing (a) and proposed 3T1C pixel for OLED-on-silicon with ac driving timing (b) Fig. 3 Transient simulation results of 2T1C pixel with ac driving scheme and 4.5 V sequentially. It can be seen from the results above that, the current of OLED during the lighting period varies with the changes of V data. The driving current offered by M 1 during the lighting period is constant due to the voltage stored on C s. But, there is a large current glitch of about 55 µa at the moment of co-cathode signal V COM switching from high to low (i.e. from programming to lighting). The glitch may have no effect on the luminance of OLED when the driving current is high. But, it does affect the luminance of OLED when the driving current is low. The OLED cannot reach the full black state, thus reduce the contrast of display. Additionally, the large glitch would degrade the OLED material [14]. It is analyzed that this glitch is caused by the voltage feedthrough between M 1 and C s at the switch moment of V COM. When V COM is switched from high to low, the voltage of M 1 drain (connected with OLED) decreases, and at the same time, the decrease is coupled to C s by the overlap capacitor C ov (the dashed line capacitor in Fig. 2(a)) between the gate and drain of M 1. This brings changes to the V GS of M 1, which causes the glitch of the driving current. In order to improve the performance of the 2T1C pixel with ac driving scheme, we propose a voltageprogrammed 3T1C pixel, as shown in Fig. 2(b). Compared with 2T1C pixel, the 3T1C pixel only adds a switch M 3 between M 1 and OLED. The gate of M 3 is connected with co-cathode signal V COM. The operation timing is also shown. Similarly, during the programming period, switch M 3 is turned off and the OLED does not work. While in the lighting period, M 2 is turned off, M 3

4 J. Cent. South Univ. (2012) 19: turns on, the V data stored on C s makes M 1 turn on, and the OLED is forward biased and lights with the driving current are offered by M 1. The glitch occurring in 2T1C pixel with ac driving scheme could be reduced effectively with adjusting the ratios of M 1 and M 3 properly. The ac simulation result of the proposed 3T1C pixel is shown in Fig. 4. The SPICE models and stimuli used are the same with the simulation of 2T1C pixel in Fig. 3. The ratios of M 1, M 2 and M 3 are 0.7 µm/7.5 µm, 2 µm/0.5 µm and 0.7 µm/9 µm, respectively. C s is 0.2 pf. As we see from the result, now the current glitch of OLED is effectively reduced to 7.5 µa at the moment of V COM switching from high to low. The voltage changes of drain of M1 could be shared by the turn on resistance of M3, and the glitch generated by M1 is decreased. Also the overlap capacitor of M3 could absorb current at the moment of M3 turning on, which could furthermore reduce the glitch fed into OLED. In addition, as the voltage swing of gate of M3 (V COM ) is fixed, the current of M3 is stable and would not generate additional glitch. Figure 5 shows the glitches generated with different ratios of M 1 and M 3 in 3T1C pixel. Concluded from the simulation results, the glitch can be ideally reduced when the length ratio of M 3 to M 1, L 3 /L 1 is set between 1 and 1.2, while the widths of M 1 and M 3 keep the same, i.e. W 1 =W 3. When L 3 is small, the equivalent turn on resistance of M 3 is low, so that the potential of point A is pulled down immediately at the moment of V COM switching from high to low. The potential change at point A is coupled to the gate of M 1 by its overlap capacitor, which results in the current glitch. As L 3 is increased, the turn on resistance of M 3 increases also. The speed of potential varied on gate of M 1 slows down, which generates smaller glitch. When L 3 is increased continually, the charge injected into the channel of M 3 generates large current glitch at the moment of V COM switching from low to high, since the channel charge is proportional to the product of width and length of the MOS transistor [15]. The 3T1C pixel could effectively reduce the current glitch occurring in the 2T1C pixel with ac driving scheme, which could ensure the precision of the driving current and the gray scale of display. The ac driving scheme could offer electrical compensation for the degradation of OLED material. It has simple structure and could easily realize multi-gray scales display with the time ratio grayscale method. 2.2 Row driver, column driver and other functional modules The OLED-on-silicon chip in this work uses the time ratio grayscale (TRG) method [6] to realize the multi-grayscales display. Each frame of image is divided into n sub-frames, where n is the logarithm to the base 2 of total gray scales. For example, the video data have 6 bit, so one frame is divided into six sub-frames. The lighting time of each sub-frame is set to be. Then, the six sub-frames could totally express 64 gray scales as a whole of one frame period. As described before, the function of row driver is to generate correct row scan signal to select one of 480 rows of the pixel array. This is mainly implemented with shift registers, as shown in Fig. 6. The output of shift registers is processed by the level shift circuit and driving buffer, then becomes the desired scan signal rscan n (subscript n is the number of the selected row), Fig. 4 Simulation result of proposed 3T1C pixel

5 1280 Fig. 5 Glitch of driving current vs varied length of M 3 (Width of M 1 and M 3 : 0.7 µm; length of M 1 : 7.5 µm) J. Cent. South Univ. (2012) 19: Gin1/ Bin1, Rin2/Gin2/Bin2) to be written into the adjacent pixels in one cycle of Cck for one column driver. Totally, there are four groups of data to be written. So, the frequency of Cck and the power of the column driver would be effectively reduced. All these are due to the embedded serial-to-parallel conversion module in the OLED-on-silicon chip. The serial-to-parallel conversion module is designed to process the input data into four groups of data so that it could shorten the writing time of pixel data to about one quarter of the situation without it. Another benefit of this module is that it could reduce the numbers of the input pads of the chip, which could reduce the volume and weight of the outer signal lines connected with the chip. This is also favorable for the application of near-to-eye display. In order to reduce the chip power, both the row and column drivers use clocked circuits and dual power supplies [16]. Two parts with different power supplies are connected with level-shift circuit [17]. For example, the power supply of 480 shift registers in Fig. 6 is 3.3 V, while it is 5 V for the later driving buffers. 3 Tape-out and test Fig. 6 Block diagram of row driver A sample chip with pixel array of and all the other functional modules extracted from the OLED-on-silicon chip design are taped out in MPW (multi-projects wafer) of CSM. The area of the pixel array is 22 μm 22 μm. Figure 8 shows the layout and the taped-out die of the sample chip. Its area is μm Fig. 7 Block diagram of column driver which is connected with the gate of M 2 in pixel. Each of the two column drivers generates 160 column scan signals sequentially using shift registers under the control of Hs and Cck, as shown in Fig. 7. Each scan signal controls two groups of data line. That means there are two groups of R/G/B data (such as Rin1/ Fig. 8 Sample chip of OLED-on-silicon: (a) Chip layout; (b) Taped-out die

6 J. Cent. South Univ. (2012) 19: μm and 18 I/O pads are used. Functional test of the sample chip is done with the testbench shown in Fig. 9. There are mainly three modules in it: video data processing module AD9883, control module based on FPGA and data store module with SRAMs. The datapath of the testbench is as follows. The video data processing module converts the analog video data into digital form. Then, the output will be transformed to the format required by the sub-frames of OLED-on-silicon chip by the control module. Two groups of frame buffers are used as cashes for the data transforming of control module, which operate in ping-ping mode to ensure the continue output of the desired digital video data. Figure 10 shows the waveforms (snatched by the oscillograph) of several main signals of the chip operating with 8 sub-frames mode. This shows that the chip could work correctly. Fig. 9 Testbench of sample chip Fig. 10 Functional test of chip: (a) Vs; (b) SVs; (c) Hs; (d) Red video data

7 Conclusions A low power OLED-on-silicon chip design is proposed. Firstly, a novel pixel circuit is proposed. It consists of three transistors and one capacitor (3T1C) that is simple enough for OLED-on-silicon. More importantly, it can effectively reduce the current glitch generated during the ac driving from 55 µa to 7.5 µa, so that it can improve the precision of grayscale of display as well as extend the lifetime of OLED material. Secondly, low power row driver, column driver and other functional modules are also integrated on the chip. Several techniques are adopted to reduce the power consumption and frequency requirement of the chip. Finally, a sample chip with resolution of is implemented with standard 0.35 μm CMOS process of CSM. The test shows that the chip can operate correctly. References [1] LIN Hai-qing, NAVIASKY E, EBNER J, EVANS W, FARRELL P, HUFFORD M, LEVY G, WHEELER D, ALLISON B, PRACHE O. An pixel OLED-on-silicon color microdisplay chip using CMOS sub-threshold-voltage-scaling current driver [C]// IEEE, Digest of Technical Papers of ISSCC. USA: IEEE press, 2002, (2): [2] WANG Hong, YU Jun-sheng, LI Lu, TANG Xiao-qing, JIANG Ya-dong. Structure optimization of organic light-emitting devices [J]. Optoelectronics Letters, 2009, 5(2): [3] Fan-Chiang K H, YEN Cheng-chi, WU Cheng-hung, CHEN Chien-jung, LIAO Bing-jei, HO Yung-yuan, LIU Chung-yuan, CHEN Yen-chen. LCOS panel using novel color sequential technology [C]// SID Symposium Digest of Technical Papers. USA: SID, 2007, 38(1): [4] HUANG Ran, WANG Xiao-hui, WANG Wen-bo, DU Huan, HAN Zheng-sheng. Design of a 16 gray scales pixels OLED-on-silicon driving circuit [J]. Journal of Semiconductors, 2009, 30(1): [5] SI Yu-juan, ZHAO Yi, CHEN Xin-fa, LIU Shi-yong. A simple and effective ac pixel driving circuit for active matrix OLED [J]. IEEE Transactions on Electron Devices, 2003, 50(4): J. Cent. South Univ. (2012) 19: [6] SHIN D Y, WOO J K, HONG Y, KIM K N, KIM D I, YOO M H, KIM H D, KIM S. Reducing image sticking in AMOLED displays with time-ratio gray scale by analog calibration [J]. Journal of the Society for Information Display, 2009, 17(9): [7] LIU Yan-yan, GENG Wei-dong, DAI Yong-ping. The restraining of switch effects in AC driving pixel circuit of OLED-on-silicon [J]. Optoelectronics Letters, 2010, 6(2): [8] PARK C Y, LEE S H, HYUN C H, KANG S K, KWAK B C, LIM H S, KWON O K, CHUNG H K. High efficient top emitting OLED micro display for personal display application [C]// Proceeding of the 17th International Display Workshops. Japan: ITE and SID, 2010: [9] ASHTIANI S J, NATHAN A. A driving scheme for active-matrix organic light-emitting diode displays based on current feedback [J]. Journal of Display Technology, 2009, 5(7): [10] ZARDAREH S Z, BOROUMAND F A. Degradation in organic light emitting diodes [J]. Journal of World Academy of Science, Engineering and Technology, 2009, 50: [11] SHEN J, WANG D, LANGLOIS E, BARROW W A, GREEN P J, TANG C W, SHI J. Degradation mechanisms in organic light emitting diodes [J]. Synthetic Metals, 2000, 111/112: [12] WEGMANN G, VITTOZ E A, FOUAD R. Charge injection in analog MOS switches [J]. Journal of Solid-state Circuits, 1987, SC-22(6): [13] DAWSON R M A, SHEN Z, FURST D A, CONNOR S, HSU J, KANE M G, STEWART R G, IPRI A, KING C N, GREEN P J, FLEGAL R T, PEARSON S, BARROW W A, DICKEY E, PING K, ROBINSON S, TANG C W, van SLYKE S, CHEN F, SHI J, LU M H, STURM J C. The impact of the transient response of 0rganic light emitting diodes on the design of active matrix OLED displays [C]// IEDM 98 Technical digest, International. USA: IEEE Press, 1998: [14] SOH K M, KLEIN S, HITZELBERGER C, XU Chi-hao. Electrical and optical characterization of PM OLED displays [C]// Proceeding of the Twenty-Fifth International Display Research Conference, EuroDisplay USA: SID, 2005: [15] BAKER R J. CMOS Circuit Design, Layout, and Simulation [M]. Third Edition. USA: Wiley-IEEE Press. 2011: [16] JIN Li-yan, LEE J H, HA P B, KIM Y H. Design of logic process based low-power 512-bit EEPROM for UHF RFID tag chip [J]. Journal of Central South University of Technology, 2010, 17(5): [17] PAN Xue-wen, ZHOU Ji-cheng, ZHENG Xu-qiang. A level-shifting circuit based on low-voltage rail-to-rail CMOS op-amp [J]. Journal of Central South University of Technology: Science and technology, 2010, 41(4): (in Chinese) (Edited by YANG Bing)

Overview of All Pixel Circuits for Active Matrix Organic Light Emitting Diode (AMOLED)

Overview of All Pixel Circuits for Active Matrix Organic Light Emitting Diode (AMOLED) Chapter 2 Overview of All Pixel Circuits for Active Matrix Organic Light Emitting Diode (AMOLED) ---------------------------------------------------------------------------------------------------------------

More information

Chapter 3 Evaluated Results of Conventional Pixel Circuit, Other Compensation Circuits and Proposed Pixel Circuits for Active Matrix Organic Light Emitting Diodes (AMOLEDs) -------------------------------------------------------------------------------------------------------

More information

New Pixel Circuit Compensating Poly-si TFT Threshold-voltage Shift for a Driving AMOLED

New Pixel Circuit Compensating Poly-si TFT Threshold-voltage Shift for a Driving AMOLED Journal of the Korean Physical Society, Vol. 56, No. 4, April 2010, pp. 1185 1189 New Pixel Circuit Compensating Poly-si TFT Threshold-voltage Shift for a Driving AMOLED C. L. Fan, Y. Y. Lin, B. S. Lin

More information

P_02_1011:A Novel Pixel Circuit to Compensate for the Degradation of OLED Luminance in High-Resolution AMOLED Displays

P_02_1011:A Novel Pixel Circuit to Compensate for the Degradation of OLED Luminance in High-Resolution AMOLED Displays P_0_1011:A Novel Pixel Circuit to Compensate for the Degradation of OLED Luminance in High-Resolution AMOLED Displays National Cheng Kung University Department of Electrical Engineering IDBA Lab. Advisor..

More information

ORGANIC light-emitting diode (OLED) displays are

ORGANIC light-emitting diode (OLED) displays are 100 IEEE/OSA JOURNAL OF DISPLAY TECHNOLOGY, VOL. 1, NO. 1, SEPTEMBER 2005 A New Pixel Circuit for Driving Organic Light-Emitting Diode With Low Temperature Polycrystalline Silicon Thin-Film Transistors

More information

Design of Organic TFT Pixel Electrode Circuit for Active-Matrix OLED Displays

Design of Organic TFT Pixel Electrode Circuit for Active-Matrix OLED Displays JOURNAL OF COMPUTERS, VOL. 3, NO. 3, MARCH 2008 1 Design of Organic TFT Pixel Electrode Circuit for Active-Matrix Displays Aram Shin, Sang Jun Hwang, Seung Woo Yu, and Man Young Sung 1) Semiconductor and

More information

A Luminance Adjusting Algorithm for High Resolution and High Image Quality AMOLED Displays of Mobile Phone Applications

A Luminance Adjusting Algorithm for High Resolution and High Image Quality AMOLED Displays of Mobile Phone Applications H.-J. In et al.: A uminance Adjusting Algorithm for High Resolution and High Image Quality AMOED Displays of Mobile Phone Applications A uminance Adjusting Algorithm for High Resolution and High Image

More information

A novel TFT-OLED integration for OLED-independent pixel programming in amorphous-si AMOLED pixels

A novel TFT-OLED integration for OLED-independent pixel programming in amorphous-si AMOLED pixels A novel TFT-OLED integration for OLED-independent pixel programming in amorphous-si AMOLED pixels Bahman Hekmatshoar Alex Z. Kattamis Kunigunde Cherenack Sigurd Wagner James C. Sturm Abstract The direct

More information

AM-OLED pixel circuits suitable for TFT array testing. Research Division Almaden - Austin - Beijing - Haifa - India - T. J. Watson - Tokyo - Zurich

AM-OLED pixel circuits suitable for TFT array testing. Research Division Almaden - Austin - Beijing - Haifa - India - T. J. Watson - Tokyo - Zurich RT0565 Engineering Technology 4 pages Research Report February 3, 2004 AM-OLED pixel circuits suitable for TFT array testing Y. Sakaguchi, D. Nakano IBM Research, Tokyo Research Laboratory IBM Japan, Ltd.

More information

Comparative Analysis of Organic Thin Film Transistor Structures for Flexible E-Paper and AMOLED Displays

Comparative Analysis of Organic Thin Film Transistor Structures for Flexible E-Paper and AMOLED Displays Comparative Analysis of Organic Thin Film Transistor Structures for Flexible E-Paper and AMOLED Displays Linrun Feng, Xiaoli Xu and Xiaojun Guo ECS Trans. 2011, Volume 37, Issue 1, Pages 105-112. doi:

More information

Design on AM-OLED display control ASIC with high gray scale levels

Design on AM-OLED display control ASIC with high gray scale levels J Shanghai Univ (Engl Ed), 2011, 15(4): 310 315 Digital Object Identifier(DOI): 10.1007/s11741-011-0742-3 Design on AM-OLED display control ASIC with high gray scale levels JI Yuan ( ) 1, RAN Feng (º ô)

More information

Design of Active Matrix Micro-LED Display with CCCS Pixel Circuits

Design of Active Matrix Micro-LED Display with CCCS Pixel Circuits Design of Active Matrix Micro-LED Display with CCCS Pixel Circuits Ke ZHANG 1, 2, Zhaojun LIU* 1, 2 and Hoi-Sing KWOK* 1 1 State Key Laboratory on Advanced Displays and Optoelectronics Technologies, The

More information

DIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP TECHNIQUE USED FOR LOW POWER CONSUMPTION IN CLOCKING SCHEME

DIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP TECHNIQUE USED FOR LOW POWER CONSUMPTION IN CLOCKING SCHEME DIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP TECHNIQUE USED FOR LOW POWER CONSUMPTION IN CLOCKING SCHEME Mr.N.Vetriselvan, Assistant Professor, Dhirajlal Gandhi College of Technology Mr.P.N.Palanisamy,

More information

COMPENSATION FOR THRESHOLD INSTABILITY OF THIN-FILM TRANSISTORS

COMPENSATION FOR THRESHOLD INSTABILITY OF THIN-FILM TRANSISTORS COMPENSATION FOR THRESHOLD INSTABILITY OF THIN-FILM TRANSISTORS by Roberto W. Flores A Thesis Submitted to the Graduate Faculty of George Mason University in Partial Fulfillment of The Requirements for

More information

A Modified Static Contention Free Single Phase Clocked Flip-flop Design for Low Power Applications

A Modified Static Contention Free Single Phase Clocked Flip-flop Design for Low Power Applications JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.8, NO.5, OCTOBER, 08 ISSN(Print) 598-657 https://doi.org/57/jsts.08.8.5.640 ISSN(Online) -4866 A Modified Static Contention Free Single Phase Clocked

More information

An FPGA Implementation of Shift Register Using Pulsed Latches

An FPGA Implementation of Shift Register Using Pulsed Latches An FPGA Implementation of Shift Register Using Pulsed Latches Shiny Panimalar.S, T.Nisha Priscilla, Associate Professor, Department of ECE, MAMCET, Tiruchirappalli, India PG Scholar, Department of ECE,

More information

3012 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 57, NO. 11, NOVEMBER 2010

3012 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 57, NO. 11, NOVEMBER 2010 3012 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 57, NO. 11, NOVEMBER 2010 An Advanced External Compensation System for Active Matrix Organic Light-Emitting Diode Displays With Poly-Si Thin-Film Transistor

More information

A 5-Gb/s Half-rate Clock Recovery Circuit in 0.25-μm CMOS Technology

A 5-Gb/s Half-rate Clock Recovery Circuit in 0.25-μm CMOS Technology A 5-Gb/s Half-rate Clock Recovery Circuit in 0.25-μm CMOS Technology Pyung-Su Han Dept. of Electrical and Electronic Engineering Yonsei University Seoul, Korea ps@tera.yonsei.ac.kr Woo-Young Choi Dept.

More information

Monolithic CMOS Power Supply for OLED Display Driver / Controller IC

Monolithic CMOS Power Supply for OLED Display Driver / Controller IC Monolithic CMOS Power Supply for OLED Display Driver / Controller IC Cheung Fai Lee SOLOMON Systech Limited Abstract This paper presents design considerations of a power supply IC to meet requirements

More information

Data Supply Voltage Reduction Scheme for Low-Power AMOLED Displays

Data Supply Voltage Reduction Scheme for Low-Power AMOLED Displays Data Supply Voltage Reduction Sche for Low-Power AMOLED Displays Hyoungsik Nam and Hoon Jeong This paper donstrates a new driving sche that allows reducing the supply voltage of data drivers for lowpower

More information

COPY RIGHT. To Secure Your Paper As Per UGC Guidelines We Are Providing A Electronic Bar Code

COPY RIGHT. To Secure Your Paper As Per UGC Guidelines We Are Providing A Electronic Bar Code COPY RIGHT 2018IJIEMR.Personal use of this material is permitted. Permission from IJIEMR must be obtained for all other uses, in any current or future media, including reprinting/republishing this material

More information

A NOVEL METHOD FOR TESTING LCD BY INTEGRATING SHORTING BAR AND TAGUCHI DOE TECHNOLOGIES

A NOVEL METHOD FOR TESTING LCD BY INTEGRATING SHORTING BAR AND TAGUCHI DOE TECHNOLOGIES This article has been peer reviewed and accepted for publication in JMST but has not yet been copyediting, typesetting, pagination and proofreading process. Please note that the publication version of

More information

Use of Low Power DET Address Pointer Circuit for FIFO Memory Design

Use of Low Power DET Address Pointer Circuit for FIFO Memory Design International Journal of Education and Science Research Review Use of Low Power DET Address Pointer Circuit for FIFO Memory Design Harpreet M.Tech Scholar PPIMT Hisar Supriya Bhutani Assistant Professor

More information

A High-Speed CMOS Image Sensor with Column-Parallel Single Capacitor CDSs and Single-slope ADCs

A High-Speed CMOS Image Sensor with Column-Parallel Single Capacitor CDSs and Single-slope ADCs A High-Speed CMOS Image Sensor with Column-Parallel Single Capacitor CDSs and Single-slope ADCs LI Quanliang, SHI Cong, and WU Nanjian (The State Key Laboratory for Superlattices and Microstructures, Institute

More information

Reducing image sticking in AMOLED displays with time-ratio gray scale by analog calibration

Reducing image sticking in AMOLED displays with time-ratio gray scale by analog calibration Reducing image sticking in AMOLED displays with time-ratio gray scale by analog calibration Dong-Yong Shin (SID Student Member) Jong-Kwan Woo Yongtaek Hong (SID Member) Keum-Nam Kim Do-Ik Kim Myoung-Hwan

More information

LOW POWER AND AREA-EFFICIENT SHIFT REGISTER USING PULSED LATCHES

LOW POWER AND AREA-EFFICIENT SHIFT REGISTER USING PULSED LATCHES LOW POWER AND AREA-EFFICIENT SHIFT REGISTER USING PULSED LATCHES Mr. Nat Raj M.Tech., (Ph.D) Associate Professor ECE Department ST.Mary s College Of Engineering and Technology(Formerly ASEC),Patancheru

More information

Dual Slope ADC Design from Power, Speed and Area Perspectives

Dual Slope ADC Design from Power, Speed and Area Perspectives Dual Slope ADC Design from Power, Speed and Area Perspectives Isaac Macwan, Xingguo Xiong, Lawrence Hmurcik Department of Electrical & Computer Engineering, University of Bridgeport, Bridgeport, CT 06604

More information

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS 1

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS 1 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS 1 Area-Efficient Time-Shared Digital-to-Analog Converter With Dual Sampling for AMOLED Column Driver IC s Tai-Ji An, Moon-Sang Hwang, Won-Jun

More information

HIGH PERFORMANCE AND LOW POWER ASYNCHRONOUS DATA SAMPLING WITH POWER GATED DOUBLE EDGE TRIGGERED FLIP-FLOP

HIGH PERFORMANCE AND LOW POWER ASYNCHRONOUS DATA SAMPLING WITH POWER GATED DOUBLE EDGE TRIGGERED FLIP-FLOP HIGH PERFORMANCE AND LOW POWER ASYNCHRONOUS DATA SAMPLING WITH POWER GATED DOUBLE EDGE TRIGGERED FLIP-FLOP 1 R.Ramya, 2 C.Hamsaveni 1,2 PG Scholar, Department of ECE, Hindusthan Institute Of Technology,

More information

Area-efficient high-throughput parallel scramblers using generalized algorithms

Area-efficient high-throughput parallel scramblers using generalized algorithms LETTER IEICE Electronics Express, Vol.10, No.23, 1 9 Area-efficient high-throughput parallel scramblers using generalized algorithms Yun-Ching Tang 1, 2, JianWei Chen 1, and Hongchin Lin 1a) 1 Department

More information

A NOVEL DESIGN OF COUNTER USING TSPC D FLIP-FLOP FOR HIGH PERFORMANCE AND LOW POWER VLSI DESIGN APPLICATIONS USING 45NM CMOS TECHNOLOGY

A NOVEL DESIGN OF COUNTER USING TSPC D FLIP-FLOP FOR HIGH PERFORMANCE AND LOW POWER VLSI DESIGN APPLICATIONS USING 45NM CMOS TECHNOLOGY A NOVEL DESIGN OF COUNTER USING TSPC D FLIP-FLOP FOR HIGH PERFORMANCE AND LOW POWER VLSI DESIGN APPLICATIONS USING 45NM CMOS TECHNOLOGY Ms. Chaitali V. Matey 1, Ms. Shraddha K. Mendhe 2, Mr. Sandip A.

More information

Challenges in the design of a RGB LED display for indoor applications

Challenges in the design of a RGB LED display for indoor applications Synthetic Metals 122 (2001) 215±219 Challenges in the design of a RGB LED display for indoor applications Francis Nguyen * Osram Opto Semiconductors, In neon Technologies Corporation, 19000, Homestead

More information

Research on Precise Synchronization System for Triple Modular Redundancy (TMR) Computer

Research on Precise Synchronization System for Triple Modular Redundancy (TMR) Computer ISBN 978-93-84468-19-4 Proceedings of 2015 International Conference on Electronics, Computer and Manufacturing Engineering (ICECME'2015) London, March 21-22, 2015, pp. 193-198 Research on Precise Synchronization

More information

PICOSECOND TIMING USING FAST ANALOG SAMPLING

PICOSECOND TIMING USING FAST ANALOG SAMPLING PICOSECOND TIMING USING FAST ANALOG SAMPLING H. Frisch, J-F Genat, F. Tang, EFI Chicago, Tuesday 6 th Nov 2007 INTRODUCTION In the context of picosecond timing, analog detector pulse sampling in the 10

More information

Digital time-modulation pixel memory circuit in LTPS technology

Digital time-modulation pixel memory circuit in LTPS technology Digital time-modulation pixel memory circuit in LTPS technology Szu-Han Chen Ming-Dou Ker Tzu-Ming Wang Abstract A digital time-modulation pixel memory circuit on glass substrate has been designed and

More information

Research on Control Strategy of Complex Systems through VSC-HVDC Grid Parallel Device

Research on Control Strategy of Complex Systems through VSC-HVDC Grid Parallel Device Sensors & Transducers, Vol. 75, Issue 7, July, pp. 9-98 Sensors & Transducers by IFSA Publishing, S. L. http://www.sensorsportal.com Research on Control Strategy of Complex Systems through VSC-HVDC Grid

More information

EECS150 - Digital Design Lecture 2 - CMOS

EECS150 - Digital Design Lecture 2 - CMOS EECS150 - Digital Design Lecture 2 - CMOS January 23, 2003 John Wawrzynek Spring 2003 EECS150 - Lec02-CMOS Page 1 Outline Overview of Physical Implementations CMOS devices Announcements/Break CMOS transistor

More information

SYNCHRONOUS DERIVED CLOCK AND SYNTHESIS OF LOW POWER SEQUENTIAL CIRCUITS *

SYNCHRONOUS DERIVED CLOCK AND SYNTHESIS OF LOW POWER SEQUENTIAL CIRCUITS * SYNCHRONOUS DERIVED CLOCK AND SYNTHESIS OF LOW POWER SEUENTIAL CIRCUITS * Wu Xunwei (Department of Electronic Engineering Hangzhou University Hangzhou 328) ing Wu Massoud Pedram (Department of Electrical

More information

ELEC 4609 IC DESIGN TERM PROJECT: DYNAMIC PRSG v1.2

ELEC 4609 IC DESIGN TERM PROJECT: DYNAMIC PRSG v1.2 ELEC 4609 IC DESIGN TERM PROJECT: DYNAMIC PRSG v1.2 The goal of this project is to design a chip that could control a bicycle taillight to produce an apparently random flash sequence. The chip should operate

More information

file://\\fileserver\ 함께갖다 \[[XI 논문 ]]\IDMC\2009\proceedings.htm

file://\\fileserver\ 함께갖다 \[[XI 논문 ]]\IDMC\2009\proceedings.htm DMC009 file://\\fileserver\ 함께갖다 \[[X 논문 ]]\DMC\009\proceedings.htm 페이지 1 / 7 010-01- Welcome Acknowledgement Committees Chairperson Proceedings Author ndex Search Home PROCEEDNGS Keynote Speeches Wed-KN-01

More information

Performance Comparison of Bilayer and Multilayer OLED

Performance Comparison of Bilayer and Multilayer OLED Performance Comparison of Bilayer and Multilayer OLED Akanksha Uniyal, Poornima Mittal * Department of Electronics and Communication School of Engineering and Technology Graphic Era University, Dehradun-248002,

More information

EFFICIENT DESIGN OF SHIFT REGISTER FOR AREA AND POWER REDUCTION USING PULSED LATCH

EFFICIENT DESIGN OF SHIFT REGISTER FOR AREA AND POWER REDUCTION USING PULSED LATCH EFFICIENT DESIGN OF SHIFT REGISTER FOR AREA AND POWER REDUCTION USING PULSED LATCH 1 Kalaivani.S, 2 Sathyabama.R 1 PG Scholar, 2 Professor/HOD Department of ECE, Government College of Technology Coimbatore,

More information

Chapter 1 Introduction --------------------------------------------------------------------------------------------------------------- 1.1 Overview of the Organic Light Emitting Diode (OLED) Displays Flat

More information

HCF4054B 4 SEGMENT LIQUID CRYSTAL DISPLAY DRIVER WITH STROBED LATCH FUNCTION

HCF4054B 4 SEGMENT LIQUID CRYSTAL DISPLAY DRIVER WITH STROBED LATCH FUNCTION 4 SEGMENT LIQUID CRYSTAL DISPLAY DRIVER WITH STROBED LATCH FUNCTION QUIESCENT CURRENT SPECIF. UP TO 20V OPERATION OF LIQUID CRYSTALS WITH CMOS CIRCUITS PROVIDES ULTRA LOW POWER DISPLAYS EQUIVALENT AC OUTPUT

More information

Low-Power and Area-Efficient Shift Register Using Pulsed Latches

Low-Power and Area-Efficient Shift Register Using Pulsed Latches Low-Power and Area-Efficient Shift Register Using Pulsed Latches G.Sunitha M.Tech, TKR CET. P.Venkatlavanya, M.Tech Associate Professor, TKR CET. Abstract: This paper proposes a low-power and area-efficient

More information

FP 12.4: A CMOS Scheme for 0.5V Supply Voltage with Pico-Ampere Standby Current

FP 12.4: A CMOS Scheme for 0.5V Supply Voltage with Pico-Ampere Standby Current FP 12.4: A CMOS Scheme for 0.5V Supply Voltage with Pico-Ampere Standby Current Hiroshi Kawaguchi, Ko-ichi Nose, Takayasu Sakurai University of Tokyo, Tokyo, Japan Recently, low-power requirements are

More information

Auto Zero Negative Feedback and Current Distributed Load to Decrease Offset of Buffer Amplifier

Auto Zero Negative Feedback and Current Distributed Load to Decrease Offset of Buffer Amplifier I J C International Journal of lectrical, lectronics ISSN No. (Online): 2277-2626 and Computer ngineering 4(1): 143-147(2015) Auto Zero Negative Feedback and Current Distributed Load to Decrease Offset

More information

DESIGN OF EFFICIENT SHIFT REGISTERS USING PULSED LATCHES

DESIGN OF EFFICIENT SHIFT REGISTERS USING PULSED LATCHES DESIGN OF EFFICIENT SHIFT REGISTERS USING PULSED LATCHES 1 M. Ajay, 2 G.Srihari, 1 PG Scholar,Dept of ECE, Sreenivasa Institute of Technology and Management Studies (Autonomous) Murkambattu, Chittoor,

More information

WINTER 15 EXAMINATION Model Answer

WINTER 15 EXAMINATION Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate

More information

Data Sheet. Electronic displays

Data Sheet. Electronic displays Data Pack F Issued November 0 029629 Data Sheet Electronic displays Three types of display are available; each has differences as far as the display appearance, operation and electrical characteristics

More information

MBI5050 Application Note

MBI5050 Application Note MBI5050 Application Note Foreword In contrast to the conventional LED driver which uses an external PWM signal, MBI5050 uses the embedded PWM signal to control grayscale output and LED current, which makes

More information

Abstract 1. INTRODUCTION. Cheekati Sirisha, IJECS Volume 05 Issue 10 Oct., 2016 Page No Page 18532

Abstract 1. INTRODUCTION. Cheekati Sirisha, IJECS Volume 05 Issue 10 Oct., 2016 Page No Page 18532 www.ijecs.in International Journal Of Engineering And Computer Science ISSN: 2319-7242 Volume 5 Issue 10 Oct. 2016, Page No. 18532-18540 Pulsed Latches Methodology to Attain Reduced Power and Area Based

More information

VLSI Design: 3) Explain the various MOSFET Capacitances & their significance. 4) Draw a CMOS Inverter. Explain its transfer characteristics

VLSI Design: 3) Explain the various MOSFET Capacitances & their significance. 4) Draw a CMOS Inverter. Explain its transfer characteristics 1) Explain why & how a MOSFET works VLSI Design: 2) Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes (a) with increasing Vgs (b) with increasing transistor width (c) considering Channel

More information

Power Optimization by Using Multi-Bit Flip-Flops

Power Optimization by Using Multi-Bit Flip-Flops Volume-4, Issue-5, October-2014, ISSN No.: 2250-0758 International Journal of Engineering and Management Research Page Number: 194-198 Power Optimization by Using Multi-Bit Flip-Flops D. Hazinayab 1, K.

More information

A New Overlap-Scan Circuit for High Speed and Low Data Voltage in Plasma-TV

A New Overlap-Scan Circuit for High Speed and Low Data Voltage in Plasma-TV 1218 A New Overlap-Scan Circuit for High Speed and Low Data Voltage in Plasma-TV Byung-Gwon Cho, Heung-Sik Tae, Senior Member, IEEE, Dong Ho Lee, and Sung-IL Chien, Member, IEEE Abstract A new overlap-scan

More information

Integrated Circuit Design ELCT 701 (Winter 2017) Lecture 1: Introduction

Integrated Circuit Design ELCT 701 (Winter 2017) Lecture 1: Introduction 1 Integrated Circuit Design ELCT 701 (Winter 2017) Lecture 1: Introduction Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 2 Course Overview Lecturer Teaching Assistant Course Team E-mail:

More information

A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1

A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1 A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1 J. M. Bussat 1, G. Bohner 1, O. Rossetto 2, D. Dzahini 2, J. Lecoq 1, J. Pouxe 2, J. Colas 1, (1) L. A. P. P. Annecy-le-vieux, France (2) I. S. N. Grenoble,

More information

V6118 EM MICROELECTRONIC - MARIN SA. 2, 4 and 8 Mutiplex LCD Driver

V6118 EM MICROELECTRONIC - MARIN SA. 2, 4 and 8 Mutiplex LCD Driver EM MICROELECTRONIC - MARIN SA 2, 4 and 8 Mutiplex LCD Driver Description The is a universal low multiplex LCD driver. The version 2 drives two ways multiplex (two blackplanes) LCD, the version 4, four

More information

Technology Scaling Issues of an I DDQ Built-In Current Sensor

Technology Scaling Issues of an I DDQ Built-In Current Sensor Technology Scaling Issues of an I DDQ Built-In Current Sensor Bin Xue, D. M. H. Walker Dept. of Computer Science Texas A&M University College Station TX 77843-3112 Tel: (979) 862-4387 Email: {binxue, walker}@cs.tamu.edu

More information

Broken Wires Diagnosis Method Numerical Simulation Based on Smart Cable Structure

Broken Wires Diagnosis Method Numerical Simulation Based on Smart Cable Structure PHOTONIC SENSORS / Vol. 4, No. 4, 2014: 366 372 Broken Wires Diagnosis Method Numerical Simulation Based on Smart Cable Structure Sheng LI 1*, Min ZHOU 2, and Yan YANG 3 1 National Engineering Laboratory

More information

A Real Time Infrared Imaging System Based on DSP & FPGA

A Real Time Infrared Imaging System Based on DSP & FPGA A Real Time Infrared Imaging ystem Based on DP & FPGA Babak Zamanlooy, Vahid Hamiati Vaghef, attar Mirzakuchaki, Ali hojaee Bakhtiari, and Reza Ebrahimi Atani Department of Electrical Engineering Iran

More information

IN DIGITAL transmission systems, there are always scramblers

IN DIGITAL transmission systems, there are always scramblers 558 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 7, JULY 2006 Parallel Scrambler for High-Speed Applications Chih-Hsien Lin, Chih-Ning Chen, You-Jiun Wang, Ju-Yuan Hsiao,

More information

Design and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset

Design and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset Design and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset Course Number: ECE 533 Spring 2013 University of Tennessee Knoxville Instructor: Dr. Syed Kamrul Islam Prepared by

More information

Leakage Current Reduction in Sequential Circuits by Modifying the Scan Chains

Leakage Current Reduction in Sequential Circuits by Modifying the Scan Chains eakage Current Reduction in Sequential s by Modifying the Scan Chains Afshin Abdollahi University of Southern California (3) 592-3886 afshin@usc.edu Farzan Fallah Fujitsu aboratories of America (48) 53-4544

More information

data and is used in digital networks and storage devices. CRC s are easy to implement in binary

data and is used in digital networks and storage devices. CRC s are easy to implement in binary Introduction Cyclic redundancy check (CRC) is an error detecting code designed to detect changes in transmitted data and is used in digital networks and storage devices. CRC s are easy to implement in

More information

A VLSI Implementation of an Analog Neural Network suited for Genetic Algorithms

A VLSI Implementation of an Analog Neural Network suited for Genetic Algorithms A VLSI Implementation of an Analog Neural Network suited for Genetic Algorithms Johannes Schemmel 1, Karlheinz Meier 1, and Felix Schürmann 1 Universität Heidelberg, Kirchhoff Institut für Physik, Schröderstr.

More information

SINCE the first observations of the light emission in small

SINCE the first observations of the light emission in small IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 52, NO. 6, JUNE 2005 1123 A Novel Current-Scaling a-si:h TFTs Pixel Electrode Circuit for AM-OLEDs Yen-Chung Lin, Member, IEEE, Han-Ping D. Shieh, Senior Member,

More information

(12) Patent Application Publication (10) Pub. No.: US 2010/ A1

(12) Patent Application Publication (10) Pub. No.: US 2010/ A1 (19) United States (12) Patent Application Publication (10) Pub. No.: US 2010/001381.6 A1 KWak US 20100013816A1 (43) Pub. Date: (54) PIXEL AND ORGANIC LIGHT EMITTING DISPLAY DEVICE USING THE SAME (76)

More information

ALIQUID CRYSTAL display (LCD) has been gradually

ALIQUID CRYSTAL display (LCD) has been gradually 178 JOURNAL OF DISPLAY TECHNOLOGY, VOL. 6, NO. 5, MAY 2010 Local Blinking HDR LCD Systems for Fast MPRT With High Brightness LCDs Lin-Yao Liao, Chih-Wei Chen, and Yi-Pai Huang Abstract A new impulse-type

More information

Low Power Approach of Clock Gating in Synchronous System like FIFO: A Novel Clock Gating Approach and Comparative Analysis

Low Power Approach of Clock Gating in Synchronous System like FIFO: A Novel Clock Gating Approach and Comparative Analysis Low Power Approach of Clock Gating in Synchronous System like FIFO: A Novel Clock Gating Approach and Comparative Analysis Abstract- A new technique of clock is presented to reduce dynamic power consumption.

More information

(12) United States Patent

(12) United States Patent USOO7023408B2 (12) United States Patent Chen et al. (10) Patent No.: (45) Date of Patent: US 7,023.408 B2 Apr. 4, 2006 (54) (75) (73) (*) (21) (22) (65) (30) Foreign Application Priority Data Mar. 21,

More information

Reconfigurable Neural Net Chip with 32K Connections

Reconfigurable Neural Net Chip with 32K Connections Reconfigurable Neural Net Chip with 32K Connections H.P. Graf, R. Janow, D. Henderson, and R. Lee AT&T Bell Laboratories, Room 4G320, Holmdel, NJ 07733 Abstract We describe a CMOS neural net chip with

More information

An Alternative Architecture for High Performance Display R. W. Corrigan, B. R. Lang, D.A. LeHoty, P.A. Alioshin Silicon Light Machines, Sunnyvale, CA

An Alternative Architecture for High Performance Display R. W. Corrigan, B. R. Lang, D.A. LeHoty, P.A. Alioshin Silicon Light Machines, Sunnyvale, CA R. W. Corrigan, B. R. Lang, D.A. LeHoty, P.A. Alioshin Silicon Light Machines, Sunnyvale, CA Abstract The Grating Light Valve (GLV ) technology is being used in an innovative system architecture to create

More information

IC Design of a New Decision Device for Analog Viterbi Decoder

IC Design of a New Decision Device for Analog Viterbi Decoder IC Design of a New Decision Device for Analog Viterbi Decoder Wen-Ta Lee, Ming-Jlun Liu, Yuh-Shyan Hwang and Jiann-Jong Chen Institute of Computer and Communication, National Taipei University of Technology

More information

Design Low-Power and Area-Efficient Shift Register using SSASPL Pulsed Latch

Design Low-Power and Area-Efficient Shift Register using SSASPL Pulsed Latch Design Low-Power and Area-Efficient Shift Register using SSASPL Pulsed Latch 1 D. Sandhya Rani, 2 Maddana, 1 PG Scholar, Dept of VLSI System Design, Geetanjali college of engineering & technology, 2 Hod

More information

CMOS DESIGN OF FLIP-FLOP ON 120nm

CMOS DESIGN OF FLIP-FLOP ON 120nm CMOS DESIGN OF FLIP-FLOP ON 120nm *Neelam Kumar, **Anjali Sharma *4 th Year Student, Department of EEE, AP Goyal Shimla University Shimla, India. neelamkumar991@gmail.com ** Assistant Professor, Department

More information

Single Edge Triggered Static D Flip-Flops: Performance Comparison

Single Edge Triggered Static D Flip-Flops: Performance Comparison Single Edge Triggered Static D Flip-Flops: Performance Comparison Kanchan Sharma K.G. Sharma Tripti Sharma ECE Department, FET, MUST,Lakshmangarh, Rajasthan, India Sharmakanchan746@ gmail.com Abstract

More information

NT Output LCD Segment/Common Driver NT7701. Features. General Description. Pin Configuration 1 V1.0

NT Output LCD Segment/Common Driver NT7701. Features. General Description. Pin Configuration 1 V1.0 160 Output LCD Segment/Common Driver Features (Segment mode)! Shift Clock frequency : 14 MHz (Max.) (VDD = 5V ± 10%) 8 MHz (Max.) (VDD = 2.5V - 4.5V)! Adopts a data bus system! 4-bit/8-bit parallel input

More information

L14 - Video. L14: Spring 2005 Introductory Digital Systems Laboratory

L14 - Video. L14: Spring 2005 Introductory Digital Systems Laboratory L14 - Video Slides 2-10 courtesy of Tayo Akinwande Take the graduate course, 6.973 consult Prof. Akinwande Some modifications of these slides by D. E. Troxel 1 How Do Displays Work? Electronic display

More information

EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP. Due İLKER KALYONCU, 10043

EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP. Due İLKER KALYONCU, 10043 EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP Due 16.05. İLKER KALYONCU, 10043 1. INTRODUCTION: In this project we are going to design a CMOS positive edge triggered master-slave

More information

Hello and welcome to this training module for the STM32L4 Liquid Crystal Display (LCD) controller. This controller can be used in a wide range of

Hello and welcome to this training module for the STM32L4 Liquid Crystal Display (LCD) controller. This controller can be used in a wide range of Hello and welcome to this training module for the STM32L4 Liquid Crystal Display (LCD) controller. This controller can be used in a wide range of applications such as home appliances, medical, automotive,

More information

IEEE. Proof I. INTRODUCTION

IEEE. Proof I. INTRODUCTION 368 JOURNAL OF DISPLAY TECHNOLOGY, VOL. 5, NO. 9, SEPTEMBER 2009 Design of Analog Output Buffer With Level Shifting Function on Glass Substrate for Panel Application Tzu-Ming Wang, Student Member,, Ming-Dou

More information

ECEN620: Network Theory Broadband Circuit Design Fall 2014

ECEN620: Network Theory Broadband Circuit Design Fall 2014 ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 12: Divider Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Agenda Divider Basics Dynamic CMOS

More information

LM16X21A Dot Matrix LCD Unit

LM16X21A Dot Matrix LCD Unit LCD Data Sheet FEATURES STC (Super Twisted igh Contrast) Yellow Green Transmissive Type Low Power Consumption Thin, Lightweight Design Permits Easy Installation in a Variety of Equipment General Purpose

More information

High Performance TFT LCD Driver ICs for Large-Size Displays

High Performance TFT LCD Driver ICs for Large-Size Displays Name: Eugenie Ip Title: Technical Marketing Engineer Company: Solomon Systech Limited www.solomon-systech.com The TFT LCD market has rapidly evolved in the last decade, enabling the occurrence of large

More information

CCE RR REVISED & UN-REVISED KARNATAKA SECONDARY EDUCATION EXAMINATION BOARD, MALLESWARAM, BANGALORE G È.G È.G È..

CCE RR REVISED & UN-REVISED KARNATAKA SECONDARY EDUCATION EXAMINATION BOARD, MALLESWARAM, BANGALORE G È.G È.G È.. CCE RR REVISED & UN-REVISED O %lo ÆË v ÃO y Æ fio» flms ÿ,» fl Ê«fiÀ M, ÊMV fl 560 003 KARNATAKA SECONDARY EDUCATION EXAMINATION BOARD, MALLESWARAM, BANGALORE 560 003 G È.G È.G È.. Æ fioê, d È 2018 S.

More information

Digital Integrated Circuits EECS 312

Digital Integrated Circuits EECS 312 14 12 10 8 6 Fujitsu VP2000 IBM 3090S Pulsar 4 IBM 3090 IBM RY6 CDC Cyber 205 IBM 4381 IBM RY4 2 IBM 3081 Apache Fujitsu M380 IBM 370 Merced IBM 360 IBM 3033 Vacuum Pentium II(DSIP) 0 1950 1960 1970 1980

More information

Digital Integrated Circuits EECS 312. Review. Remember the ENIAC? IC ENIAC. Trend for one company. First microprocessor

Digital Integrated Circuits EECS 312. Review. Remember the ENIAC? IC ENIAC. Trend for one company. First microprocessor 14 12 10 8 6 IBM ES9000 Bipolar Fujitsu VP2000 IBM 3090S Pulsar 4 IBM 3090 IBM RY6 CDC Cyber 205 IBM 4381 IBM RY4 2 IBM 3081 Apache Fujitsu M380 IBM 370 Merced IBM 360 IBM 3033 Vacuum Pentium II(DSIP)

More information

ISSCC 2006 / SESSION 14 / BASEBAND AND CHANNEL PROCESSING / 14.6

ISSCC 2006 / SESSION 14 / BASEBAND AND CHANNEL PROCESSING / 14.6 ISSCC 2006 / SESSION 14 / BASEBAND AND CHANNEL PROSSING / 14.6 14.6 A 1.8V 250mW COFDM Baseband Receiver for DVB-T/H Applications Lei-Fone Chen, Yuan Chen, Lu-Chung Chien, Ying-Hao Ma, Chia-Hao Lee, Yu-Wei

More information

Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533

Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533 Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop Course project for ECE533 I. Objective: REPORT-I The objective of this project is to design a 4-bit counter and implement it into a chip

More information

Touch Interactive Matrix LED Display for the Collective Awareness Ecosystem

Touch Interactive Matrix LED Display for the Collective Awareness Ecosystem Touch Interactive Matrix LED Display for the Collective Awareness Ecosystem Fábio Querido 2 and João P. Oliveira 1, 2 1 Centre for Technologies and Systems (CTS) UNINOVA 2 Dept. of Electrical Engineering

More information

3D Video Transmission System for China Mobile Multimedia Broadcasting

3D Video Transmission System for China Mobile Multimedia Broadcasting Applied Mechanics and Materials Online: 2014-02-06 ISSN: 1662-7482, Vols. 519-520, pp 469-472 doi:10.4028/www.scientific.net/amm.519-520.469 2014 Trans Tech Publications, Switzerland 3D Video Transmission

More information

Modifying the Scan Chains in Sequential Circuit to Reduce Leakage Current

Modifying the Scan Chains in Sequential Circuit to Reduce Leakage Current IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 3, Issue 1 (Sep. Oct. 2013), PP 01-09 e-issn: 2319 4200, p-issn No. : 2319 4197 Modifying the Scan Chains in Sequential Circuit to Reduce Leakage

More information

An optimized implementation of 128 bit carry select adder using binary to excess-one converter for delay reduction and area efficiency

An optimized implementation of 128 bit carry select adder using binary to excess-one converter for delay reduction and area efficiency Journal From the SelectedWorks of Journal December, 2014 An optimized implementation of 128 bit carry select adder using binary to excess-one converter for delay reduction and area efficiency P. Manga

More information

CCD Element Linear Image Sensor CCD Element Line Scan Image Sensor

CCD Element Linear Image Sensor CCD Element Line Scan Image Sensor 1024-Element Linear Image Sensor CCD 134 1024-Element Line Scan Image Sensor FEATURES 1024 x 1 photosite array 13µm x 13µm photosites on 13µm pitch Anti-blooming and integration control Enhanced spectral

More information

Chapter 9 MSI Logic Circuits

Chapter 9 MSI Logic Circuits Chapter 9 MSI Logic Circuits Chapter 9 Objectives Selected areas covered in this chapter: Analyzing/using decoders & encoders in circuits. Advantages and disadvantages of LEDs and LCDs. Observation/analysis

More information

LFSR Counter Implementation in CMOS VLSI

LFSR Counter Implementation in CMOS VLSI LFSR Counter Implementation in CMOS VLSI Doshi N. A., Dhobale S. B., and Kakade S. R. Abstract As chip manufacturing technology is suddenly on the threshold of major evaluation, which shrinks chip in size

More information

How to Match the Color Brightness of Automotive TFT-LCD Panels

How to Match the Color Brightness of Automotive TFT-LCD Panels Relative Luminance How to Match the Color Brightness of Automotive TFT-LCD Panels Introduction The need for gamma correction originated with the invention of CRT TV displays. The CRT uses an electron beam

More information

Area Efficient Pulsed Clock Generator Using Pulsed Latch Shift Register

Area Efficient Pulsed Clock Generator Using Pulsed Latch Shift Register International Journal for Modern Trends in Science and Technology Volume: 02, Issue No: 10, October 2016 http://www.ijmtst.com ISSN: 2455-3778 Area Efficient Pulsed Clock Generator Using Pulsed Latch Shift

More information

128 BIT CARRY SELECT ADDER USING BINARY TO EXCESS-ONE CONVERTER FOR DELAY REDUCTION AND AREA EFFICIENCY

128 BIT CARRY SELECT ADDER USING BINARY TO EXCESS-ONE CONVERTER FOR DELAY REDUCTION AND AREA EFFICIENCY 128 BIT CARRY SELECT ADDER USING BINARY TO EXCESS-ONE CONVERTER FOR DELAY REDUCTION AND AREA EFFICIENCY 1 Mrs.K.K. Varalaxmi, M.Tech, Assoc. Professor, ECE Department, 1varuhello@Gmail.Com 2 Shaik Shamshad

More information