-To become familiar with the input/output characteristics of several types of standard flip-flop devices and the conversion among them.
|
|
- Bruce Nash
- 6 years ago
- Views:
Transcription
1 Experimen 6 Sequenial Circuis PART A: FLIP FLOPS Objecive -To become familiar wih he inpu/oupu characerisics of several ypes of sandard flip-flop devices and he conversion among hem. References Donald P.Leach : Experimenal in Digial Principles, 3 rd Ediion Malvino/Leach : Digial Principles and Applicaions Baree : Digial Compuer Fundamenals, 6 h Ediion John F.Wakerley : Digial Designs, Principle and Pracice, 2 nd Ediion Ronald A Reis: Digial Elecronics Through Projec Analysis, 1 s Ediion Componen Inroducion 1-74LS00 TTL IC 1-74LS74 TTL IC 1-74LS76 TTL IC Logic circui whose oupus depend upon circui inpus as well as previous values of circui oupus described as heir presen saes are known as sequenial logic circuis. A sequenial sysem can be defined in erms of is inpus and presen sae. Tha is, he nex sae of he sequenial sysem can be deermined from hese wo quaniies. The (clocked) RS, D, JK and T flip-flops are characerized by he following sae ables. 1 P a g e
2 The? in he RS flip-flop sae able (refer o able 1) means ha when R = 1 and S = 1 hen he nex sae is no deermined explicily. Procedure 1) Consruc he cross-coupled NAND gae basic RS flip-flop depiced in fig 6.1 and verify is sequenial operaion by compleing he iming diagram shown in fig 6.2. Fig 6.1 : Basic RS flip flop 2 P a g e
3 R S Q Q Fig 6.2 : Timing Diagram 2) Consruc he clocked RS flip flop of fig 3. Complee iming diagram as in fig 6.2 bu add clock pulses as exra inpu. Use pulse swich as your clock source. Fig 6.3 : Clocked RS flip-flop 3) Simulaneously applicaion of ones o R and S of he clocked RS flip flop, observe he oupus. 4) Since he consruced clocked RS flip flop is symmeric, we can change he posiion of R & S, and Q and Q. I is sill a clocked RS flip flop. Repea sep 3, see wha has happened. Give your conclusion. 3 P a g e
4 5) Using he 74LS74 dual D flip flop, invesigae he operaion of he D flipflop (see fig 6.4). Compare your resul wih he sae able given above. Pay aenion o he change in sae of he device as he clock signal is rising or falling. Compare he following iming diagram. Fig 6.4 : D Flip Flop Assume when =0, Q=0 CLK D Q Fig 6.5 : Timing Diagram 6) Le inpu R open, ground he inpu S, wach he oupu and hen le S open, ground R, wach he oupu. Deermine he usage of R and S. 4 P a g e
5 7) Using he 74LS76 dual JK flip flop, deermine is logical operaion. The circui diagram is shown in fig 6.6. Pay aenion o he change in sae of he device as he clock signal is rising or falling. Compare he following iming diagram. Fig 6.6 : JK Flip flop assume when =0, y=0 CLK K J Y Fig 6.7 : Timing diagram 5 P a g e
6 8) The flip flop can simulae each oher. Consruc he circui shown in fig 6.8. Verify is sequenial operaion as a D flip flop. Complee he following iming diagram. Compare i wih he iming diagram of fig 6.5. Fig 6.8 : D flip flop ( consruced by JK FF) assume when =0, Q=0 CLK D Q Fig 6.9 : Timing Diagram 6 P a g e
7 9) Wire he circui shown in fig 6.10, verify ha i is a T flip flop by. drawing he iming diagram for he T flip flop. Fig 6.10 : T flip flop 7 P a g e
8 Experimen 6 Sequenial Circuis PART B: COUNTERS Objecives -To design a ripple couner using JK flip flop. -To connec a pre-seable couner and observe is operaion. -To creae differen couner module by decoding oupus and loading prese inpus. Inroducion A couner is a circui consising of a number of Flip Flop and gaes working ogeher o coun he number of clock pulses applied o is inpu. Such couners are used in digial clocks, frequency couners, digial volmeers, digial compuers, and numerous oher applicaions. There are numerous ypes of couners, and we canno look a heme in his experimen. The basic binary couner is probably he simples o consruc and form he basis for more advanced ypes of couners. In his experimen, we look a some of he couner circuis found mos ofen and give you an opporuniy o connec and observe hem. Ripple Couner(Asynchronous) A ripple couner is a serial couner. The clock inpu is applied o only he firs of he series of he Flip Flop. Clock pulses for he oher Flip Flop come from he preceding Flip Flop.Thus, he clock pulse ripple hrough he circui in a series fashion. Such circui is also called asynchronous since he only pulse required for he operaion is he clock pulse. The JK Flip Flop have he J and K inpus boh ied high, which allows hem o oggle wih each inpu pulse. Fig 7-1 shows a 4-bi ripple couner. 8 P a g e
9 Fig. 7.1 : Logic diagram for a 4-bi (mod16) ripple couner. Synchronous Couners The synchronous couner has he limiaion of he ime lag in riggering all he Flip Flop. To cure his problem, parallel couners can be used. The logic diagram for a 3-bi parallel couner is shown in fig 7-2. Noe ha all CLK inpus are ied direcly o inpu clock. They are wired in parallel. Noe ha also he use of he AND gae a he oupu of Flip Flop 2 which will eiher hold Flip Flop 3(AND=0), or oggle Flip Flop 3(AND=1). Fig P a g e
10 UP DOWN IC Couner : The The is a synchronous up-down 4-bi binary couner. I has a maser rese (CLR), and i can be rese o any desired coun wih he parallel load inpus. Basically, i funcions like any binary couner, excep ha is has wo clock inpus, one for UP couning, and he oher for DOWN couning. The logic symbol for he is shown in fig 7-3 (examine he daa shee).load is a conrol inpu o load daa ino pins A, B,C and D. Figure 7.3 Pin CLR is he maser rese, and i is normally held below (a high level on CLR will rese all FF). CO and BO are oupus o be used o drive he following s and we shall simply leave hem open. The clock inpus are UP and DOWN. Placing he clock on UP will cause he couner o coun UP, and placing he clock on DOWN will cause he couner o coun DOWN. Noe ha he clock should be conneced o eiher UP or DOWN, bu no boh, and he unused inpus should be held HIGH. The oupus of he couner are QA,QB,QC and QD. Componens needed: 1-74LS00 Quad NAND Gae TTL IC 2-74LS76 Dual JK Flip Flop 1-74LS93 4 bi binary couner 1-74LS193 4 bi UP-DOWN couner 1- Oscilloscope 10 P a g e
11 Procedure 1) Consruc he Ripple couner shown in fig 7.1. Clear all oupu FF by giving a negaive clock pulses o he clear inpus, and apply he clock of a one sho acuaed by he push buon. Repea ha for 17 clock pulses. Record he oupu QA,QB,QC and QD of he couner in able 1 below (MSB = QD ; LSB = QA ) Draw he iming diagram of he above circui. CLK Pulse Q C Q D Q B Q A CLK Pulse Q D Q C Q B Q A Table 1 2) Use he 74LS93 couner o implemen a) A modulo 16 couner; b) A decade couner 3) Make hese connecions o he couner of fig 7.3 Pin 15,1,10 and 9 (prese daa inpus ) Open Pins 12 and 13 (CO and BO)Open Pins 3,2,6 and 7 (oupus ) o LED s Pin 11 (LOAD) o +Vcc Pin 16 (+Vcc) o +Vcc Pin 14 (CLR) o ground Pin 8 (GND) o ground 11 P a g e
12 4) For he coun-up mode, connec pin 4 (DOWN) o +Vcc, and apply he clock o pin 5(UP). Record carefully he 4 oupu waveforms wih respec o he clock. 5) For he coun-down mode, connec pin 5(UP) o +Vcc, and apply he clock o pin 4(DOWN). Record he resuling oupu waveforms. 12 P a g e
13 Experimen 6 Sequenial Circuis PART C: SHIFT REGISTERS Abou regisers A flip-flop is a sequenial device able o sore one binary bi of informaion. More general sequenial device, consruced by inerconnecing a number of flip flops, can process one or more bis of informaion and are known as REGISTERS and COUNTERS. A REGISTER is a memory device used for soring and manipulaing daa regisers (found by he housand in digial compuers)may be classified according o how heir sored informaion is enered or removed. A SERIAL regiser is one in which he daa is enered or removed one bi a a ime and a PARALLEL regiser acceps or ransfers all bis of daa simulaneously. Serial inpu parallel oupu neworks as well as he inverse are also available. References Donald P.Leach : Experimenal in Digial Principles, 3rd Ediion Baree : Digial Compuer Fundamenals, 6h Ediion John F. Wakerley : Digial Design, Principle and Pracice, 2nd Ediion Ronald A Reis : Digial Elecronics Through Projec Analysis, 1s Ediion Garrord & Borns : Digial Logic, Analysis, Applicaion & Design Componen 1-74LS04 Hex inverer TTL IC 3-74LS95 4 bi parallel access shif regiser 2-74LS74 Dual D FF TTL IC 1-74LS193 4 bi UP-DOWN couner 13 P a g e
14 Procedure A) Four-bi Memory Regiser (Parallel In-Parallel Ou) Memory regiser ypically provide emporary sorage of daa, such as he coun from a couner. The device supplying he daa is hen free o perform oher asks while he daa is preserved for he fuure use, such as being decoded and read ou or being displayed. Insall wo 74LS74 Dual D ype Posiive Edge Trigger Flip-Flop IC s ino he logic lab breadboard. Connec hese D flip-flops o implemen he following Parallel In- Parallel Ou 4 Bi memory regiser shown in fig 8-1. Use swiches as inpus and LED s for oupus. Also, remember he power connecions for each chip. Before enering any daa, be sure o clear all flip-flops. Remember ha he clear should be normally be in he HIGH sae. Swich he clear inpu as follows: HIGH LOW HIGH o clear he Flip-Flop. Describe he operaion of his circui as a 4-bi memory devices by enering various combinaions of inpus (A,B,C,D) and observing he oupus (Q1,Q2, Q3,Q4) as you will simulae clock pulses on he CLK bus (i.e common clock inpu o all he flip-flops ). Wha range of numerical values can be sored in his 4-bi memory regiser? Show a sample iming diagram for wo differen ses of inpu daa. Figure P a g e
15 B) Four-bi Shif Regiser wih Serial Enry Anoher ype of regiser is a shif regiser. Alhough i can also sored daa as a memory regiser, i is more ofen used o process or move he daa.usually he movemen is a shif of daa from one sage of he regiser o an adjacen sages eiher from lef o righ( a righ shif regiser ), from righ o lef (a lef shir regiser) or in boh direcions ( a bidirecional shif regiser). Shif regisers differ from memory regisers in ha adjacen sages are conneced o allow shifs of daa from one sage o he nex. A serial enry of shif regiser capable of soring 4-bi words as shown in fig 8-2. The sages used here are D flip-flop, bu oher ypes may used as well. The oupus Q1, Q2, Q3 and Q4 are made O iniially by a Clear conrol. The firs daa bi, say D1 is applied o he serial inpu erminal; and on he firs posiive edge of he CLK, i is loaded ino he firs sage as Q1 = D1. Nex D2 is applied and clocked in as Q1 = D2, a which poin D1 is shifed o Q2 = D1. Coninuing he process wih D3 and D4,he nex wo serial enries, we have Q1 = D4, Q2 = D3, Q3 = D2 Q4 = D1. Try several inpu combinaions for his sequenial nework o learn how i operaes. Observe ha he inpu daa may be aken in eiher a serial or parallel manner. Tha is, he oupus Q1,Q2,Q3 and Q4 may be all read simulaneously or he oupu may be read one bi a a ime a he oupu Q4 of he fourh sage. Deermine he iming diagram for he following se of inpus; D1 = D4=1, D2 = D3 =0. show he inpu CLK, Q1, Q2, Q3 and Q4. Carefully observe he ime delay on he oscilloscope and explain how his happens. Figure P a g e
16 Pin Connecion Diagram 74LS00 TTL IC 74LS74 TTL IC 16 P a g e
17 74LS76 Dual JK Flip Flop 74LS193 4 bi UP-DOWN couner 17 P a g e
18 74LS93 4 bi binary couner 74LS95 4 bi parallel access shif regiser 18 P a g e
LATCHES Implementation With Complex Gates
LECTURE 7 SEUENTIAL MOS LOGIC CIRCUITS Implemenaion Wih Primiive Gaes Lecure Goals * Undersand and be able o design: laches and flip-flops implemened wih primiive gaes laches and flip-flops implemened
More informationDO NOT COPY DO NOT COPY DO NOT COPY DO NOT COPY
676 Chaper 8 Sequenial Logic Design Pracices 8.9.8 Synchronizing High-Speed Daa Transfers A very common problem in compuer sysems is synchronizing exernal daa ransfers wih he compuer sysem clock. A simple
More informationMeasurement of Capacitances Based on a Flip-Flop Sensor
Sensors & Transducers ISSN 1726-5479 26 by IFSA hp://www.sensorsporal.com Measuremen of Capaciances Based on a Flip-Flop Sensor Marin KOLLÁR Deparmen of Theoreical Elecroechnics and Elecrical Measuremen,
More informationEX 5 DIGITAL ELECTRONICS (GROUP 1BT4) G
EX 5 IGITAL ELECTRONICS (GROUP BT4) G Afer compleing he ask and sudying Unis 2., 2.2, 2.3 and 2.4, you will be able o (ick all ha apply): Explain he concep of memory in digial sysems and why we alk abou
More informationOverview ECE 553: TESTING AND TESTABLE DESIGN OF. Ad-Hoc DFT Methods Good design practices learned through experience are used as guidelines:
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTEMS Design for Tesabiliy (DFT) - 1 Overview Definiion Ad-hoc mehods Scan design Design rules Scan regiser Scan flip-flops Scan es sequences Overhead
More informationapplication software
applicaion sofware Dimmer KNX: 1, 3 and 4-fold Elecrical/Mechanical characerisics: see produc user manual Produc reference Produc designaion Applicaion sofware ref TP device Radio device TXA661A TXA661B
More informationapplication software
applicaion sofware Dimmer KNX: 2 and 4 oupus Elecrical/Mechanical characerisics: see produc user manual Produc reference Produc designaion Applicaion sofware ref TP device Radio device TXA662AN 2-fold
More informationSequential Digital Design. Laboratory Manual. Experiment #7. Counters
The Islamic University of Gaza Engineering Faculty Department of Computer Engineering Spring 2018 ECOM 2022 Khaleel I. Shaheen Sequential Digital Design Laboratory Manual Experiment #7 Counters Objectives
More informationLab 2 Position and Velocity
b Lab 2 Posiion and Velociy Wha You Need To Know: Working Wih Slope In las week s lab you deal wih a lo of graphing ideas. You will coninue o use one of hese ideas in his week s lab, namely slope. Howeer,
More informationAsynchronous (Ripple) Counters
Circuits for counting events are frequently used in computers and other digital systems. Since a counter circuit must remember its past states, it has to possess memory. The chapter about flip-flops introduced
More informationG E T T I N G I N S T R U M E N T S, I N C.
G E T T I N G I N S T R U M E N T S, I N C. WWW.GETTINGINSTRUMENTS.COM SAN DIEGO, CA 619-855-1246 DUAL MODE ANALOG / DIGITAL STIMULUS ISOLATION UNIT MODEL 4-AD INSTRUCTION MANUAL GETTING INSTRUMENTS, INC.
More informationAN-605 APPLICATION NOTE
a AN-605 APPLICAION NOE One echnology Way P.O. Box 906 Norwood, MA 006-906 el: 7/39-4700 Fax: 7/36-703 www.analog.com Synchronizing Multiple AD95 DDS-Based Synthesizers by David Brandon INRODUCION Many
More informationWorkflow Overview. BD FACSDiva Software Quick Reference Guide for BD FACSAria Cell Sorters. Starting Up the System. Checking Cytometer Performance
BD FACSDiva Sofware Quick Reference Guide for BD FACSAria Cell Sorers This guide conains insrucions for using BD FACSDiva sofware version 6. wih BD FACSAria cell sorers. Workflow Overview The following
More informationCounter dan Register
Counter dan Register Introduction Circuits for counting events are frequently used in computers and other digital systems. Since a counter circuit must remember its past states, it has to possess memory.
More informationSolution Guide II-A. Image Acquisition. Building Vision for Business. MVTec Software GmbH
Soluion Guide II-A Image Acquisiion MVTec Sofware GmbH Building Vision for Business Overview Obviously, he acquisiion of s is a ask o be solved in all machine vision applicaions. Unforunaely, his ask mainly
More informationPositive Feedback: Bi-Stability. EECS 141 F01 Sequential Logic. Meta-Stability. Latch versus Flip-Flop. Mux-Based Latches
Posiive Feedback: i-abiliy Vo=Vi2 V i V o2 EEC 4 F equenial V o V i2 = Vo V i V o2 V i2 = Vo A C V i = V o2 equenial Mea-abiliy FF s V i2 = Vo V i2 = Vo LOGIC C p,comb 2 sorage mechanisms posiive feedback
More informationThe Art of Image Acquisition
HALCON Applicaion Noe The Ar of Image Acquisiion Provided Funcionaliy Connecing o simple and complex configuraions of frame grabbers and cameras Acquiring s in various iming modes Configuring frame grabbers
More informationChapter 2. Digital Circuits
Chapter 2. Digital Circuits Logic gates Flip-flops FF registers IC registers Data bus Encoders/Decoders Multiplexers Troubleshooting digital circuits Most contents of this chapter were covered in 88-217
More informationSolution Guide II-A. Image Acquisition. HALCON Progress
Soluion Guide II-A Image Acquisiion HALCON 17.12 Progress The Ar of Image Acquisiion, Version 17.12 All righs reserved. No par of his publicaion may be reproduced, sored in a rerieval sysem, or ransmied
More informationCHAPTER 6 COUNTERS & REGISTERS
CHAPTER 6 COUNTERS & REGISTERS 6.1 Asynchronous Counter 6.2 Synchronous Counter 6.3 State Machine 6.4 Basic Shift Register 6.5 Serial In/Serial Out Shift Register 6.6 Serial In/Parallel Out Shift Register
More informationThe Art of Image Acquisition
HALCON Applicaion Noe The Ar of Image Acquisiion Provided Funcionaliy Connecing o simple and complex configuraions of frame grabbers and cameras Acquiring s in various iming modes Configuring frame grabbers
More informationStudent worksheet: Spoken Grammar
Grammar o go! Language healh-check Suden workshee: Spoken Grammar Time for your language healh-check. Find ou how Grammar Scan can help you achieve greaer accuracy. Firs do he diagnosic ess o check your
More informationRS flip-flop using NOR gate
RS flip-flop using NOR gate Triggering and triggering methods Triggering : Applying train of pulses, to set or reset the memory cell is known as Triggering. Triggering methods:- There are basically two
More informationTrinitron Color TV KV-TG21 KV-PG21 KV-PG14. Operating Instructions M70 M61 M40 P70 P (1)
4-084-17-1(1) Triniron Color TV Operaing Insrucions Before operaing he uni, please read his manual horoughly and reain i for fuure reference. GB KV-TG1 KV-PG1 KV-PG14 001 Sony Corporaion M70 M61 M40 P70
More informationCE 603 Photogrammetry II. Condition number = 2.7E+06
CE 60 Phoogrammery II Condiion number.7e06 CE 60 Phoogrammery II Condiion number.8 CE 60 Phoogrammery II CE 60 Phoogrammery II CE 60 Phoogrammery II CE 60 Phoogrammery II CE 60 Phoogrammery II Simulaed
More informationThe University of Texas at Dallas Department of Computer Science CS 4141: Digital Systems Lab
The University of Texas at Dallas Department of Computer Science CS 4141: Digital Systems Lab Experiment #5 Shift Registers, Counters, and Their Architecture 1. Introduction: In Laboratory Exercise # 4,
More informationYEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall
YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall Objective: - Dealing with the operation of simple sequential devices. Learning invalid condition in
More informationModule -5 Sequential Logic Design
Module -5 Sequential Logic Design 5.1. Motivation: In digital circuit theory, sequential logic is a type of logic circuit whose output depends not only on the present value of its input signals but on
More informationMonitoring Technology
Monioring Technology IT ine Monior IR 9112/710, IS 9112/711, IS 9112/712 varimeer 0244240 Circui diagram IR 9112/710 IS 9112/712 According o IEC/EN 60 255, DIN VDE 0435-303, IEC/EN 61 557 For rooms used
More informationVTU NOTES QUESTION PAPERS NEWS RESULTS FORUMS Registers
Registers Registers are a very important digital building block. A data register is used to store binary information appearing at the output of an encoding matrix.shift registers are a type of sequential
More informationDIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS
COURSE / CODE DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS One common requirement in digital circuits is counting, both forward and backward. Digital clocks and
More informationA Delay-efficient Radiation-hard Digital Design Approach Using CWSP Elements
A Delay-efficien Radiaion-hard Digial Design Approach Using SP Elemens Charu Nagpal Rajesh Garg Sunil P Khari Deparmen of EE, Texas A&M Universiy, College Saion TX 77843. Absrac In his paper, we presen
More informationA Delay-efficient Radiation-hard Digital Design Approach Using CWSP Elements
A Delay-efficien Radiaion-hard Digial Design Approach Using SP Elemens Charu Nagpal Rajesh Garg Sunil P Khari Deparmen of EE, Texas A&M Universiy, College Saion TX 77843. Absrac In his paper, we presen
More informationCounters
Counters A counter is the most versatile and useful subsystems in the digital system. A counter driven by a clock can be used to count the number of clock cycles. Since clock pulses occur at known intervals,
More informationPersonal Computer Embedded Type Servo System Controller. Simple Motion Board User's Manual (Advanced Synchronous Control) -MR-EM340GF
Personal Compuer Embedded Type Servo Sysem Conroller Simple Moion Board User's Manual (Advanced Synchronous Conrol) -MR-EM340GF SAFETY PRECAUTIONS (Read hese precauions before using his produc.) Before
More informationToday 3/8/11 Lecture 8 Sequential Logic, Clocks, and Displays
Today 3/8/ Lecture 8 Sequential Logic, Clocks, and Displays Flip Flops and Ripple Counters One Shots and Timers LED Displays, Decoders, and Drivers Homework XXXX Reading H&H sections on sequential logic
More informationUniversal Asynchronous Receiver- Transmitter (UART)
Universal Asynchronous Receiver- Transmitter (UART) (UART) Block Diagram Four-Bit Bidirectional Shift Register Shift Register Counters Shift registers can form useful counters by recirculating a pattern
More informationLaboratory 9 Digital Circuits: Flip Flops, One-Shot, Shift Register, Ripple Counter
page 1 of 5 Digital Circuits: Flip Flops, One-Shot, Shift Register, Ripple Counter Introduction In this lab, you will learn about the behavior of the D flip-flop, by employing it in 3 classic circuits:
More information2. Counter Stages or Bits output bits least significant bit (LSB) most significant bit (MSB) 3. Frequency Division 4. Asynchronous Counters
2. Counter Stages or Bits The number of output bits of a counter is equal to the flip-flop stages of the counter. A MOD-2 n counter requires n stages or flip-flops in order to produce a count sequence
More informationName: Date: Suggested Reading Chapter 7, Digital Systems, Principals and Applications; Tocci
Richland College Engineering Technology Rev. 0 B. Donham Rev. 1 (7/2003) J. Horne Rev. 2 (1/2008) J. Bradbury Digital Fundamentals CETT 1425 Lab 7 Asynchronous Ripple Counters Name: Date: Objectives: To
More informationOther Flip-Flops. Lecture 27 1
Other Flip-Flops Other types of flip-flops can be constructed by using the D flip-flop and external logic. Two flip-flops less widely used in the design of digital systems are the JK and T flip-flops.
More informationDIGITAL ELECTRONICS LAB MANUAL FOR 2/4 B.Tech (ECE) COURSE CODE: EC-252
DIGITAL ELECTRONICS LAB MANUAL FOR /4 B.Tech (ECE) COURSE CODE: EC-5 PREPARED BY P.SURENDRA KUMAR M.TECH, Lecturer D.SWETHA M.TECH, Lecturer T Srinivasa Rao M.TECH, Lecturer Ch.Madhavi, Lab Assistant 009-00
More informationINC 253 Digital and electronics laboratory I
INC 253 Digital and electronics laboratory I Laboratory 9 Sequential Circuit Author: ID Co-Authors: 1. ID 2. ID 3. ID Experiment Date: Report received Date: Comments For Instructor Full Marks Pre lab 10
More informationPHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops
PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops Objective Construct a two-bit binary decoder. Study multiplexers (MUX) and demultiplexers (DEMUX). Construct an RS flip-flop from discrete gates.
More informationChapter 6. Flip-Flops and Simple Flip-Flop Applications
Chapter 6 Flip-Flops and Simple Flip-Flop Applications Basic bistable element It is a circuit having two stable conditions (states). It can be used to store binary symbols. J. C. Huang, 2004 Digital Logic
More informationExperiment 8 Introduction to Latches and Flip-Flops and registers
Experiment 8 Introduction to Latches and Flip-Flops and registers Introduction: The logic circuits that have been used until now were combinational logic circuits since the output of the device depends
More informationBesides our own analog sensors, it can serve as a controller performing variegated control functions for any type of analog device by any maker.
SENSOR CTROERS SERIES High-funcional Digial Panel Conroller / Inpu Bes parner for analog sensors 2 Analog Inpu Versaile conrol wih analog sensors Besides our own analog sensors, i can serve as a conroller
More informationA Turbo Tutorial. by Jakob Dahl Andersen COM Center Technical University of Denmark
A Turbo Tuorial by Jakob Dahl Andersen COM Cener Technical Universiy of Denmark hp:\\www.com.du.dk/saff/jda/pub.hml Conens. Inroducion........................................................ 3 2. Turbo
More informationRS flip-flop using NOR gate
RS flip-flop using NOR gate Triggering and triggering methods Triggering : Applying train of pulses, to set or reset the memory cell is known as Triggering. Triggering methods:- There are basically two
More informationLogic and Computer Design Fundamentals. Chapter 7. Registers and Counters
Logic and Computer Design Fundamentals Chapter 7 Registers and Counters Registers Register a collection of binary storage elements In theory, a register is sequential logic which can be defined by a state
More informationFlip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari
Sequential Circuits The combinational circuit does not use any memory. Hence the previous state of input does not have any effect on the present state of the circuit. But sequential circuit has memory
More informationExperiment # 9. Clock generator circuits & Counters. Digital Design LAB
Digital Design LAB Islamic University Gaza Engineering Faculty Department of Computer Engineering Fall 2012 ECOM 2112: Digital Design LAB Eng: Ahmed M. Ayash Experiment # 9 Clock generator circuits & Counters
More informationNonuniform sampling AN1
Digial Alias-free Signal Processing Applicaion Noes Nonuniform sampling AN1 Sepember 2001 1 Inroducion To process signals digially, hey obviously have o be presened in he appropriae digial forma. Therefore
More informationDigital Circuits I and II Nov. 17, 1999
Physics 623 Digital Circuits I and II Nov. 17, 1999 Digital Circuits I 1 Purpose To introduce the basic principles of digital circuitry. To understand the small signal response of various gates and circuits
More informationASYNCHRONOUS COUNTER CIRCUITS
ASYNCHRONOUS COUNTER CIRCUITS Asynchronous counters do not have a common clock that controls all the Hipflop stages. The control clock is input into the first stage, or the LSB stage of the counter. The
More informationDigital Panel Controller
SENSOR CTROERS SERIES Digial Panel Conroller NPS / Inpu Bes Parner for Analog Sensors 2 Analog Inpu PS-18V Power Supply Versaile Conrol wih Analog Sensors Bornier : IP 20 Applicable SUNX s analog s Laser
More informationRegisters and Counters
Registers and Counters Clocked sequential circuit = F/Fs and combinational gates Register Group of flip-flops (share a common clock and capable of storing one bit of information) Consist of a group of
More informationChapter 7 Counters and Registers
Chapter 7 Counters and Registers Chapter 7 Objectives Selected areas covered in this chapter: Operation & characteristics of synchronous and asynchronous counters. Analyzing and evaluating various types
More informationDEPARTMENT OF COMPUTER SCIENCE & ENGINEERING
DRONACHARYA GROUP OF INSTITUTIONS, GREATER NOIDA Affiliated to Mahamaya Technical University, Noida Approved by AICTE DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Lab Manual for Computer Organization Lab
More informationDigital Fundamentals. Lab 5 Latches & Flip-Flops CETT Name: Date:
Richland College School of Engineering & Technology Rev. 0 B. Donham Rev. 1 (7/2003) J. Horne Rev. 2 (1/2008) J. Bradbury Rev. 3 (7/2015) J. Bradbury Digital Fundamentals CETT 1425 Lab 5 Latches & Flip-Flops
More informationUNIT-3: SEQUENTIAL LOGIC CIRCUITS
UNIT-3: SEQUENTIAL LOGIC CIRCUITS STRUCTURE 3. Objectives 3. Introduction 3.2 Sequential Logic Circuits 3.2. NAND Latch 3.2.2 RS Flip-Flop 3.2.3 D Flip-Flop 3.2.4 JK Flip-Flop 3.2.5 Edge Triggered RS Flip-Flop
More information4.1 Water tank. height z (mm) time t (s)
4.1 Waer ank (a) A cylindrical ank conains 8 ml of waer. A = (minues) a hole is punched in he boom, and waer begins o flow ou. I akes exacly 1 seconds for he ank o empy. Draw he graph of he amoun of waer
More informationTEA2037A HORIZONTAL & VERTICAL DEFLECTION CIRCUIT
APPLICATION NOTE HORIZONTAL & VERTICAL DEFLECTION CIRCUIT By B. D HALLUIN SUMMARY Page I INTRODUCTION....................................................... 2 II FUNCTIONAL DESCRIPTION OF................................
More information2015 Communication Guide
2015 Communicaion Guide Polarec, LLC 46 Safford Sree Lawrence, MA 01841 Inquiries: info@polarec.com POLARTEC.COM 2015 Communicaion Guide Welcome 1 Overview 2 The Polarec Brand Collecion of Fabrics 3 Polarec
More informationScanned by CamScanner
NAVEEN RAJA VELCHURI DSD & Digital IC Applications Example: 2-bit asynchronous up counter: The 2-bit Asynchronous counter requires two flip-flops. Both flip-flop inputs are connected to logic 1, and initially
More informationDigital Systems Laboratory 3 Counters & Registers Time 4 hours
Digital Systems Laboratory 3 Counters & Registers Time 4 hours Aim: To investigate the counters and registers constructed from flip-flops. Introduction: In the previous module, you have learnt D, S-R,
More informationLogic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur
Logic Gates, Timers, Flip-Flops & Counters Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur Logic Gates Transistor NOT Gate Let I C be the collector current.
More informationVorne Industries. 2000B Series Buffered Display Users Manual Industrial Drive Itasca, IL (630) Telefax (630)
Vorne Industries 2000B Series Buffered Display Users Manual 1445 Industrial Drive Itasca, IL 60141849 (60) 875600 elefax (60) 875609 Page 2 2000B Series Buffered Display 2000B Series Buffered Display Release
More informationAsynchronous Counter
Asynchronous Counter Contents: Asynchronous/Ripple Counter Propagation Delay in Ripple Counter MOD Number Synchronous/Parallel Counter 10101010101010101010101010101010101010101010101010101010101010101010101010101010
More informationAJ- P. Operating Instructions. Digital Video Cassette Recorder. Printed in Japan VQT S0699W3119 A OFF CH1 CH2 CH2 RESET COUNTER CH3 CH4
DIGITAL VIDEO CASSETTE REMOTE Digial Video Cassee Recorder AJ- P Operaing Insrucions ON OFF POWER EJECT INPUT SELECT S-VIDEO LINE OPTION BEGIN END AUDIO REC LEVELE CH1 Digial Video Cassee Recorder MENU
More informationVignana Bharathi Institute of Technology UNIT 4 DLD
DLD UNIT IV Synchronous Sequential Circuits, Latches, Flip-flops, analysis of clocked sequential circuits, Registers, Shift registers, Ripple counters, Synchronous counters, other counters. Asynchronous
More informationMELSEC iq-f FX5 Simple Motion Module User's Manual (Advanced Synchronous Control) -FX5-40SSC-S -FX5-80SSC-S
MELSEC iq-f FX5 Simple Moion Module User's Manual (Advanced Synchronous Conrol) -FX5-40SSC-S -FX5-80SSC-S SAFETY PRECAUTIONS (Read hese precauions before use.) Before using his produc, please read his
More informationLCD Module Specification
LCD Module Specificaion Model: LG128643-SMLYH6V Table of Conens COVER & CONTENTS 1 BASIC SPECIFICATIONS 2 ABSOLUTE MAXIMUM RATINGS 3 ELECTRICAL CHARACTERISTICS 4 OPERATING PRINCIPLES & METHODES 7 DISPLAY
More informationEKT 121/4 ELEKTRONIK DIGIT 1
EKT 2/4 ELEKTRONIK DIGIT Kolej Universiti Kejuruteraan Utara Malaysia Sequential Logic Circuits - COUNTERS - LATCHES (review) S-R R Latch S-R R Latch Active-LOW input INPUTS OUTPUTS S R Q Q COMMENTS Q
More informationH3CR. Multifunctional Timer Twin Timer Star-delta Timer Power OFF-delay Timer H3CR-A H3CR-AS H3CR-AP H3CR-A8 H3CR-A8S H3CR-A8E H3CR-G.
Solid-sae Timer H3CR Please read and undersand his caalog before purchasing he producs. Please consul your OMRON represenaive if you have any quesions or commens. Refer o Warrany and Applicaion Consideraions
More informationChapter 3 Unit Combinational
EE 200: Digital Logic Circuit Design Dr Radwan E Abdel-Aal, COE Logic and Computer Design Fundamentals Chapter 3 Unit Combinational 5 Registers Logic and Design Counters Part Implementation Technology
More informationEET2411 DIGITAL ELECTRONICS
5-8 Clocked D Flip-FlopFlop One data input. The output changes to the value of the input at either the positive going or negative going clock trigger. May be implemented with a J-K FF by tying the J input
More informationDigital Fundamentals: A Systems Approach
Digital Fundamentals: A Systems Approach Counters Chapter 8 A System: Digital Clock Digital Clock: Counter Logic Diagram Digital Clock: Hours Counter & Decoders Finite State Machines Moore machine: One
More informationTelemetrie-Messtechnik Schnorrenberg
Funcion Descripion of Digial Telemery 1. Digial Telemery Sysems 1.1 Telemery Sysems wih PCM-Technology For he wireless ransmission of several informaion channels, several differen RF ransmission frequencies
More informationCHAPTER 1 LATCHES & FLIP-FLOPS
CHAPTER 1 LATCHES & FLIP-FLOPS 1 Outcome After learning this chapter, student should be able to; Recognize the difference between latches and flipflops Analyze the operation of the flip flop Draw the output
More informationUnited States Patent (19) Gardner
Unied Saes Paen (19) Gardner 4) MICRPRGRAM CNTRL UNITS (7) Invenor: Peer Lyce Gardner, Tolebank, England (73) Assignee: Inernaional Business Machines Corporaion, Armonk, N.Y. 22 Filed: Nov. 13, 197 (21)
More informationAUTOCOMPENSATIVE SYSTEM FOR MEASUREMENT OF THE CAPACITANCES
6 Auocompensaive Sysem for Measuremen of he Capaciances Radioengineering ATOCOMPENSATIVE SYSTEM FOR MEASREMENT OF THE CAPACITANCES Marin KOLLÁR, Vikor ŠPÁNY, Tomáš GABAŠ Dep. of Elecronics and Mulimedia
More informationRegisters and Counters
Registers and Counters Clocked sequential circuit = F/Fs and combinational gates Register Group of flip-flops (share a common clock and capable of storing one bit of information) Consist of a group of
More informationLCD Module Specification
LCD Module Specificaion Model No.: YG128643-SFDWH6V YG128643-BMDWH6V YG128643-LMDWH6V YG128643-FMDWH6V YG128643-FFDWH6V Table of Conens 1. BASIC SPECIFICATIONS 2 2. ABSOLUTE MAXIMUM RATINGS 3 3. ELECTRICAL
More informationNovel Power Supply Independent Ring Oscillator
Novel Power Supply Independen Ring Oscillaor MOHAMMAD HASSAN MONTASERI, HOSSEIN MIAR NAIMI ECE Deparmen Babol Universiy of Technology Shariay S, Babol, Mazandaran IRAN mh.monaseri@gmail.com Absrac: - A
More informationAnalogue Versus Digital [5 M]
Q.1 a. Analogue Versus Digital [5 M] There are two basic ways of representing the numerical values of the various physical quantities with which we constantly deal in our day-to-day lives. One of the ways,
More informationUNIVERSITI TEKNOLOGI MALAYSIA
SULIT Faculty of Computing UNIVERSITI TEKNOLOGI MALAYSIA FINAL EXAMINATION SEMESTER I, 2016 / 2017 SUBJECT CODE : SUBJECT NAME : SECTION : TIME : DATE/DAY : VENUES : INSTRUCTIONS : Answer all questions
More informationSequential Logic Basics
Sequential Logic Basics Unlike Combinational Logic circuits that change state depending upon the actual signals being applied to their inputs at that time, Sequential Logic circuits have some form of inherent
More informationI (parent/guardian name) certify that, to the best of my knowledge, the
To ener Blue Peer s Diamond Time Capsule Compeiion, your paren/guardian mus fill in page 1 of his form, read he Privacy Noice on page 2, and read all he Terms and Condiions on he Blue Peer websie. Then
More information10. Water tank. Example I. Draw the graph of the amount z of water in the tank against time t.. Explain the shape of the graph.
1. Waer ank The graph A cylindrical ank conains ml of waer. A = (minues) a hole is punched in he boom, and waer begins o flow ou. I akes exacly 1 seconds for he ank o empy. Example I. Draw he graph of
More informationFirst Result of the SMA Holography Experirnent
Firs Resul of he SMA Holography Experirnen Xiaolei Zhang Peer Brako Dan Oberlander Nimesh Pae1 Tirupai K. Sridharan A4nony A. Sark December 11, 1996 Submillimeer Array Memorandum, No. 102 Absrac This memo
More informationSAFETY WITH A SYSTEM V EN
SAFETY WITH A SYSTEM - 1.0 EN SOFTWARE SAFE PROGRAMMING SINGLE POINT OF ENGINEERING DEELOPMENT ENIRONMENT (IDE) Wih COMBIIS sudio 6 safey machine designers can mee compliance wih IEC 61508 SIL3 and ISO/EN
More informationEnabling Switch Devices
Enabling Swich Devices A4EG A4EG Enabling Grip Swich wih Disinc Feel for Three Easily Discernible Posiions The difficul ask of configuring safey circuis is now easily achieved by combining he A4EG wih
More informationIntroduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1
2007 Introduction BK TP.HCM FLIP-FLOP So far we have seen Combinational Logic The output(s) depends only on the current values of the input variables Here we will look at Sequential Logic circuits The
More informationChapter 9 Counters. Clock Edge Output Q 2 Q 1 Q
hapter 9 ounters 9. Introduction ounters are devices which have a LOK input and produce n outputs. ounters consist of flip-flops connected together in specific ways such that on each clock edge the output
More informationLaboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)
Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6. - Introductory Digital Systems Laboratory (Spring 006) Laboratory - Introduction to Digital Electronics
More informationBISHOP ANSTEY HIGH SCHOOL & TRINITY COLLEGE EAST SIXTH FORM CXC CAPE PHYSICS, UNIT 2 Ms. S. S. CALBIO NOTES lesson #39
BISHOP ANSTEY HIGH SCHOOL & TRINITY COLLEGE EAST SIXTH FORM CXC CAPE PHYSICS, UNIT 2 Ms. S. S. CALBIO NOTES lesson #39 Objectives: Students should be able to Thursday 21 st January 2016 @ 10:45 am Module
More informationTMEL53, DIGITALTEKNIK. INTRODUCTION TO SYNCHRONOUS CIRCUITS, FLIP-FLOPS and COUNTERS
LINKÖPING UNIVERSITY Department of Electrical Engineering TMEL53, DIGITALTEKNIK INTRODUCTION TO SYNCHRONOUS CIRCUITS, FLIP-FLOPS and COUNTERS Mario Garrido Gálvez mario.garrido.galvez@liu.se Linköping,
More informationTUBICOPTERS & MORE OBJECTIVE
The Mah Projecs Journal Page 1 LESSON PLAN TUBICOPTERS & MORE OBJECTIVE The goal of his lesson is wo-fol:1) Suens raw conclusions from graphs wihin conexs an 2) Suens use hese conexs o iscern he meaning
More informationDev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET
Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET LABORATORY MANUAL EXPERIMENT NO. 1 ISSUE NO. : ISSUE DATE: REV. NO. : REV. DATE :
More information