Overview ECE 553: TESTING AND TESTABLE DESIGN OF. Ad-Hoc DFT Methods Good design practices learned through experience are used as guidelines:
|
|
- Jocelyn Crawford
- 6 years ago
- Views:
Transcription
1 ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTEMS Design for Tesabiliy (DFT) - 1 Overview Definiion Ad-hoc mehods Scan design Design rules Scan regiser Scan flip-flops Scan es sequences Overhead Scan design sysem Summary 11/11/ Definiion Design for esabiliy (DFT) refers o hose design echniques ha make es generaion and es applicaion cos-effecive. DFT mehods for digial circuis: Ad-hoc mehods Srucured mehods: Scan Parial Scan Buil-in self-es (BIST) Boundary scan 11/11/ Good design pracices learned hrough experience are used as guidelines: Don -s and Do-s Avoid asynchronous (unclocked) feedback. Avoid delay dependan. Avoid parallel drivers. Avoid monosables and self-reseing. Avoid gaed clocks. Avoid redundan gaes. Avoid high fanin fanou combinaions. 11/11/ Good design pracices learn hrough experience are used as guidelines: Don -s and Do-s (cond.) Make flip-flops iniializable. Separae digial and analog circuis. Provide es conrol for difficul-o-conrol signals. Buses can be useful and make life easier. Limi gae fanin and fanou. Consider ATE requiremens (risaes, ec.) Design reviews Manual analysis Conduced by expers. Programmed analysis Using design audiing ools Programmed enforcemen Mus use cerain design pracices and cell ypes. Objecive: Adherence o design guidelines and esabiliy improvemen echniques. 11/11/ /11/
2 Disadvanages of ad-hoc DFT mehods: Expers and ools no always available. Tes generaion is ofen manual wih no guaranee of high faul coverage. Design ieraions may be necessary. Scan Design Objecives Simple read/wrie access o all or subse of sorage elemens in a design. Direc conrol of sorage elemens o an arbirary value (0 or 1). Direc observaion of he sae of sorage elemens and hence he inernal sae of he circui. Key is Enhanced conrollabiliy and observabiliy. 11/11/ /11/ Scan Design Circui is designed using pre-specified design rules. Tes srucure (hardware) is added o he verified design: Add one (or more) es conrol () primary inpu. Replace flip-flops by scan flip-flops and connec o form one or more shif regisers in he es mode. Make inpu/oupu of each scan shif regiser conrollable/observable from /. Use combinaional ATPG o obain ess for all esable fauls in he combinaional. Add shif regiser ess and conver ATPG ess ino scan sequences for use in manufacuring es. Scan Design Rules Use only clocked D-ype flip-flops for all sae variables. A leas one pin mus be available for es; more pins, if available, can be used. All clocks mus be conrolled from s. Clocks mus no feed daa inpus of flip-flops. 11/11/ /11/ Correcing a Rule Violaion Scan Flip-Flop (maser-slave) All clocks mus be conrolled from s. D2 D1 FF D SD Logic overhead MUX Maser lach Slave lach D flip-flop D2 D1 FF Maser open Slave open Normal mode, D seleced Scan mode, SD seleced 11/11/ /11/
3 Level-Sensiive Scan-Design Lach (LSSD) Adding Scan Srucure D Maser lach Slave lach M S SD K Logic overhead M K M K D flip-flop S 11/11/ Normal mode Scan mode or K No shown: or M/S feed all s (scan Flipflops). 11/11/ Tes Vecors Tes Vecors I1 I2 Don care or random bis Presen sae I1 I2 O1 O2 S1 S2 11/11/ N1 N2 Nex sae S1 S O1 O2 N1 N2 Sequence lengh = (n sff + 1) n comb + n sff clock periods n comb = number of combinaional vecors n sff = number of scan flip-flops 11/11/ Tesing Scan Regiser Scan regiser mus be esed prior o applicaion of scan es sequences. A shif sequence of lengh n sff +4 in scan mode (=0) produces 00, 01, 11 and 10 ransiions in all flip-flops and observes he resul a oupu. Toal scan es lengh: ((n sff + 1) n comb + n sff ) + (n sff + 4) clock periods. (n comb + 2) n sff + n comb + 4 clock periods. Example: 2,000 scan flip-flops, 500 comb. vecors, oal scan es lengh ~ 10 6 clocks. Muliple scan regisers reduce es lengh. 11/11/ Muliple Scan Regisers Scan flip-flops can be disribued among any number of shif regisers, each having a separae scanin and scanou pin. Tes sequence lengh is deermined by he longes scan shif regiser. Jus one es conrol () pin is essenial. / 11/11/ M U X / 3
4 Scan Overhead IO pins: One pin necessary. Area overhead: Gae overhead = [4 n sff /(n g +10n ff )] x 100%, where n g = comb. gaes; n ff = flip-flops; Example n g = 100k gaes, n ff = 2k flip-flops, f p, overhead = 6.7%. More accurae esimae mus consider scan wiring and layou area. Performance overhead: Muliplexer delay added in combinaional pah; approx. wo gae-delays. Flip-flop oupu loading due o one addiional fanou; approx. 5-6%. 11/11/ Scanin Hierarchical Scan Scan flip-flops are chained wihin subneworks before chaining subneworks. Advanages: Auomaic scan inserion in nelis Circui hierarchy preserved helps in debugging and design changes Disadvanage: Non-opimum chip layou Scanou Scanin Hierarchical nelis Fla layou 11/11/ Scanou IO pad Flipflop cell Opimum Scan Layou X cell Y Y Rouing channels Inerconnecs Acive areas: XY and X Y 11/11/ X SCAN OUT Scan Area Overhead Linear dimensions of acive area: X = (C + S) / r X = (C + S + αs) / r Y = Y + ry = Y + Y(1--β) / T Area overhead X Y --XY XY XY = x 100% XY 1--β = [(1+αs)( ) 1] x 100% T y = rack dimension, wire widh+separaion C = oal comb. cell widh S = oal non-scan FF cell widh s = fracional FF cell area = S/(C+S) α = cell widh fracional increase r = number of cell rows or rouing channels β = rouing fracion in acive area T = cell heigh in rack dimension y 1--β = (αs ) x 100% T 11/11/ Example: Scan Layou 2,000-gae CMOS chip Fracional area under flip-flop cells, s = Scan flip-flop () cell widh increase, α = 0.25 Rouing area fracion, β = Cell heigh in rouing racks, T = 10 Calculaed overhead = 17.24% Acual measured daa: Scan implemenaion Area overhead Normalized clock rae None ATPG Example: S5378 Number of combinaional gaes Number of non-scan flip-flops (10 gaes each) Number of scan flip-flops (14 gaes each) Gae overhead Number of fauls / for ATPG Faul coverage Faul efficiency Number of ATPG vecors Scan sequence lengh Original 2, % 4,603 35/ % 70.9% Full-scan 2, % 4, / % 100.0% ,662 Hierarchical 16.93% 0.87 Opimum layou 11.90% /11/ /11/
5 Rule violaions Auomaed Scan Design Behavior, RTL, and Design and verificaion Scan design rule audis Gae-level nelis Scan hardware are ATPG inserion vecors Scan sequence and es program generaion Tes program Scan chain order Design and es daa for manufacuring Scan nelis Chip layou: Scanchain opimizaion, iming verificaion Mask daa 11/11/ Timing and Power Small delays in scan pah and clock skew can cause race condiion. Large delays in scan pah require slower scan clock. Dynamic muliplexers: Skew beween and signals can cause momenary shoring of D and SD inpus. Random signal aciviy in combinaional circui during scan can cause excessive power dissipaion. 11/11/ Summary Scan is he mos popular DFT echnique: Rule-based design Auomaed DFT hardware inserion ATPG Advanages: Design auomaion High faul coverage; helpful in diagnosis Hierarchical scan-esable modules are easily combined ino large scan-esable sysems Moderae area (~10%) and speed (~5%) overhead Disadvanages: Large es daa volume and long es ime Basically a slow speed (DC) es 11/11/
Lecture 23 Design for Testability (DFT): Full-Scan
Lecture 23 Design for Testability (DFT): Full-Scan (Lecture 19alt in the Alternative Sequence) Definition Ad-hoc methods Scan design Design rules Scan register Scan flip-flops Scan test sequences Overheads
More informationLecture 23 Design for Testability (DFT): Full-Scan (chapter14)
Lecture 23 Design for Testability (DFT): Full-Scan (chapter14) Definition Ad-hoc methods Scan design Design rules Scan register Scan flip-flops Scan test sequences Overheads Scan design system Summary
More informationTestability: Lecture 23 Design for Testability (DFT) Slide 1 of 43
Testability: Lecture 23 Design for Testability (DFT) Shaahin hi Hessabi Department of Computer Engineering Sharif University of Technology Adapted, with modifications, from lecture notes prepared p by
More information-To become familiar with the input/output characteristics of several types of standard flip-flop devices and the conversion among them.
Experimen 6 Sequenial Circuis PART A: FLIP FLOPS Objecive -To become familiar wih he inpu/oupu characerisics of several ypes of sandard flip-flop devices and he conversion among hem. References Donald
More informationLATCHES Implementation With Complex Gates
LECTURE 7 SEUENTIAL MOS LOGIC CIRCUITS Implemenaion Wih Primiive Gaes Lecure Goals * Undersand and be able o design: laches and flip-flops implemened wih primiive gaes laches and flip-flops implemened
More informationDO NOT COPY DO NOT COPY DO NOT COPY DO NOT COPY
676 Chaper 8 Sequenial Logic Design Pracices 8.9.8 Synchronizing High-Speed Daa Transfers A very common problem in compuer sysems is synchronizing exernal daa ransfers wih he compuer sysem clock. A simple
More informationEX 5 DIGITAL ELECTRONICS (GROUP 1BT4) G
EX 5 IGITAL ELECTRONICS (GROUP BT4) G Afer compleing he ask and sudying Unis 2., 2.2, 2.3 and 2.4, you will be able o (ick all ha apply): Explain he concep of memory in digial sysems and why we alk abou
More informationDesign for Testability
TDTS 01 Lecture 9 Design for Testability Zebo Peng Embedded Systems Laboratory IDA, Linköping University Lecture 9 The test problems Fault modeling Design for testability techniques Zebo Peng, IDA, LiTH
More informationMonitoring Technology
Monioring Technology IT ine Monior IR 9112/710, IS 9112/711, IS 9112/712 varimeer 0244240 Circui diagram IR 9112/710 IS 9112/712 According o IEC/EN 60 255, DIN VDE 0435-303, IEC/EN 61 557 For rooms used
More informationAN-605 APPLICATION NOTE
a AN-605 APPLICAION NOE One echnology Way P.O. Box 906 Norwood, MA 006-906 el: 7/39-4700 Fax: 7/36-703 www.analog.com Synchronizing Multiple AD95 DDS-Based Synthesizers by David Brandon INRODUCION Many
More informationScan. This is a sample of the first 15 pages of the Scan chapter.
Scan This is a sample of the first 15 pages of the Scan chapter. Note: The book is NOT Pinted in color. Objectives: This section provides: An overview of Scan An introduction to Test Sequences and Test
More informationJin-Fu Li Advanced Reliable Systems (ARES) Laboratory. National Central University
Chapter 3 Basics of VLSI Testing (2) Jin-Fu Li Advanced Reliable Systems (ARES) Laboratory Department of Electrical Engineering National Central University Jhongli, Taiwan Outline Testing Process Fault
More informationEnabling Switch Devices
Enabling Swich Devices A4EG A4EG Enabling Grip Swich wih Disinc Feel for Three Easily Discernible Posiions The difficul ask of configuring safey circuis is now easily achieved by combining he A4EG wih
More informationChapter 8 Design for Testability
電機系 Chapter 8 Design for Testability 測試導向設計技術 2 Outline Introduction Ad-Hoc Approaches Full Scan Partial Scan 3 Design For Testability Definition Design For Testability (DFT) refers to those design techniques
More informationapplication software
applicaion sofware Dimmer KNX: 2 and 4 oupus Elecrical/Mechanical characerisics: see produc user manual Produc reference Produc designaion Applicaion sofware ref TP device Radio device TXA662AN 2-fold
More informationapplication software
applicaion sofware Dimmer KNX: 1, 3 and 4-fold Elecrical/Mechanical characerisics: see produc user manual Produc reference Produc designaion Applicaion sofware ref TP device Radio device TXA661A TXA661B
More informationUnit 8: Testability. Prof. Roopa Kulkarni, GIT, Belgaum. 29
Unit 8: Testability Objective: At the end of this unit we will be able to understand Design for testability (DFT) DFT methods for digital circuits: Ad-hoc methods Structured methods: Scan Level Sensitive
More informationBesides our own analog sensors, it can serve as a controller performing variegated control functions for any type of analog device by any maker.
SENSOR CTROERS SERIES High-funcional Digial Panel Conroller / Inpu Bes parner for analog sensors 2 Analog Inpu Versaile conrol wih analog sensors Besides our own analog sensors, i can serve as a conroller
More informationK.T. Tim Cheng 07_dft, v Testability
K.T. Tim Cheng 07_dft, v1.0 1 Testability Is concept that deals with costs associated with testing. Increase testability of a circuit Some test cost is being reduced Test application time Test generation
More informationDesign for Testability Part II
Design for Testability Part II 1 Partial-Scan Definition A subset of flip-flops is scanned. Objectives: Minimize area overhead and scan sequence length, yet achieve required fault coverage. Exclude selected
More informationDigital Panel Controller
SENSOR CTROERS SERIES Digial Panel Conroller NPS / Inpu Bes Parner for Analog Sensors 2 Analog Inpu PS-18V Power Supply Versaile Conrol wih Analog Sensors Bornier : IP 20 Applicable SUNX s analog s Laser
More informationCE 603 Photogrammetry II. Condition number = 2.7E+06
CE 60 Phoogrammery II Condiion number.7e06 CE 60 Phoogrammery II Condiion number.8 CE 60 Phoogrammery II CE 60 Phoogrammery II CE 60 Phoogrammery II CE 60 Phoogrammery II CE 60 Phoogrammery II Simulaed
More informationTelemetrie-Messtechnik Schnorrenberg
Funcion Descripion of Digial Telemery 1. Digial Telemery Sysems 1.1 Telemery Sysems wih PCM-Technology For he wireless ransmission of several informaion channels, several differen RF ransmission frequencies
More informationModule 8. Testing of Embedded System. Version 2 EE IIT, Kharagpur 1
Module 8 Testing of Embedded System Version 2 EE IIT, Kharagpur 1 Lesson 39 Design for Testability Version 2 EE IIT, Kharagpur 2 Instructional Objectives After going through this lesson the student would
More informationTesting Digital Systems II
Testing Digital Systems II Lecture 2: Design for Testability (I) structor: M. Tahoori Copyright 2010, M. Tahoori TDS II: Lecture 2 1 History During early years, design and test were separate The final
More informationPositive Feedback: Bi-Stability. EECS 141 F01 Sequential Logic. Meta-Stability. Latch versus Flip-Flop. Mux-Based Latches
Posiive Feedback: i-abiliy Vo=Vi2 V i V o2 EEC 4 F equenial V o V i2 = Vo V i V o2 V i2 = Vo A C V i = V o2 equenial Mea-abiliy FF s V i2 = Vo V i2 = Vo LOGIC C p,comb 2 sorage mechanisms posiive feedback
More informationOverview: Logic BIST
VLSI Design Verification and Testing Built-In Self-Test (BIST) - 2 Mohammad Tehranipoor Electrical and Computer Engineering University of Connecticut 23 April 2007 1 Overview: Logic BIST Motivation Built-in
More informationMeasurement of Capacitances Based on a Flip-Flop Sensor
Sensors & Transducers ISSN 1726-5479 26 by IFSA hp://www.sensorsporal.com Measuremen of Capaciances Based on a Flip-Flop Sensor Marin KOLLÁR Deparmen of Theoreical Elecroechnics and Elecrical Measuremen,
More informationWorkflow Overview. BD FACSDiva Software Quick Reference Guide for BD FACSAria Cell Sorters. Starting Up the System. Checking Cytometer Performance
BD FACSDiva Sofware Quick Reference Guide for BD FACSAria Cell Sorers This guide conains insrucions for using BD FACSDiva sofware version 6. wih BD FACSAria cell sorers. Workflow Overview The following
More informationLCD Module Specification
LCD Module Specificaion Model: LG128643-SMLYH6V Table of Conens COVER & CONTENTS 1 BASIC SPECIFICATIONS 2 ABSOLUTE MAXIMUM RATINGS 3 ELECTRICAL CHARACTERISTICS 4 OPERATING PRINCIPLES & METHODES 7 DISPLAY
More informationNonuniform sampling AN1
Digial Alias-free Signal Processing Applicaion Noes Nonuniform sampling AN1 Sepember 2001 1 Inroducion To process signals digially, hey obviously have o be presened in he appropriae digial forma. Therefore
More informationVLSI System Testing. BIST Motivation
ECE 538 VLSI System Testing Krish Chakrabarty Built-In Self-Test (BIST): ECE 538 Krish Chakrabarty BIST Motivation Useful for field test and diagnosis (less expensive than a local automatic test equipment)
More informationSAFETY WITH A SYSTEM V EN
SAFETY WITH A SYSTEM - 1.0 EN SOFTWARE SAFE PROGRAMMING SINGLE POINT OF ENGINEERING DEELOPMENT ENIRONMENT (IDE) Wih COMBIIS sudio 6 safey machine designers can mee compliance wih IEC 61508 SIL3 and ISO/EN
More informationA Turbo Tutorial. by Jakob Dahl Andersen COM Center Technical University of Denmark
A Turbo Tuorial by Jakob Dahl Andersen COM Cener Technical Universiy of Denmark hp:\\www.com.du.dk/saff/jda/pub.hml Conens. Inroducion........................................................ 3 2. Turbo
More informationSolution Guide II-A. Image Acquisition. Building Vision for Business. MVTec Software GmbH
Soluion Guide II-A Image Acquisiion MVTec Sofware GmbH Building Vision for Business Overview Obviously, he acquisiion of s is a ask o be solved in all machine vision applicaions. Unforunaely, his ask mainly
More informationUsing on-chip Test Pattern Compression for Full Scan SoC Designs
Using on-chip Test Pattern Compression for Full Scan SoC Designs Helmut Lang Senior Staff Engineer Jens Pfeiffer CAD Engineer Jeff Maguire Principal Staff Engineer Motorola SPS, System-on-a-Chip Design
More informationDesign of Fault Coverage Test Pattern Generator Using LFSR
Design of Fault Coverage Test Pattern Generator Using LFSR B.Saritha M.Tech Student, Department of ECE, Dhruva Institue of Engineering & Technology. Abstract: A new fault coverage test pattern generator
More informationSAFETY WARNING! DO NOT REMOVE THE MAINS EARTH CONNECTION!
INTRODUCTION The GL2 coninues ALLEN & HEATH s commimen o provide high qualiy audio mixing consoles engineered o mee he exacing requiremens of oday s audio business. I brings you he laes in high performance
More informationSolution Guide II-A. Image Acquisition. HALCON Progress
Soluion Guide II-A Image Acquisiion HALCON 17.12 Progress The Ar of Image Acquisiion, Version 17.12 All righs reserved. No par of his publicaion may be reproduced, sored in a rerieval sysem, or ransmied
More informationCMOS Testing-2. Design for testability (DFT) Design and Test Flow: Old View Test was merely an afterthought. Specification. Design errors.
Design and test CMOS Testing- Design for testability (DFT) Scan design Built-in self-test IDDQ testing ECE 261 Krish Chakrabarty 1 Design and Test Flow: Old View Test was merely an afterthought Specification
More informationSystem IC Design: Timing Issues and DFT. Hung-Chih Chiang
System IC esign: Timing Issues and FT Hung-Chih Chiang Outline SoC Timing Issues Timing terminologies Synchronous vs. asynchronous design Interfaces and timing closure Clocking issues Reset esign for Testability
More informationTesting Sequential Circuits
Testing Sequential Circuits 9/25/ Testing Sequential Circuits Test for Functionality Timing (components too slow, too fast, not synchronized) Parts: Combinational logic: faults: stuck /, delay Flip-flops:
More informationA Delay-efficient Radiation-hard Digital Design Approach Using CWSP Elements
A Delay-efficien Radiaion-hard Digial Design Approach Using SP Elemens Charu Nagpal Rajesh Garg Sunil P Khari Deparmen of EE, Texas A&M Universiy, College Saion TX 77843. Absrac In his paper, we presen
More informationThe Art of Image Acquisition
HALCON Applicaion Noe The Ar of Image Acquisiion Provided Funcionaliy Connecing o simple and complex configuraions of frame grabbers and cameras Acquiring s in various iming modes Configuring frame grabbers
More informationA Delay-efficient Radiation-hard Digital Design Approach Using CWSP Elements
A Delay-efficien Radiaion-hard Digial Design Approach Using SP Elemens Charu Nagpal Rajesh Garg Sunil P Khari Deparmen of EE, Texas A&M Universiy, College Saion TX 77843. Absrac In his paper, we presen
More informationAdaptive Down-Sampling Video Coding
Adapive Down-Sampling Video Coding Ren-Jie Wang a, Ming-Chen Chien ab and Pao-Chi Chang* a a Dep. of Communicaion Engineering, Naional Cenral Univ., Jhongli, Taiwan; b Dep. of Elecrical Engineering, Chin
More informationAdvanced Handheld Tachometer FT Measure engine rotation speed via cigarette lighter socket sensor! Cigarette lighter socket sensor FT-0801
Advanced Handheld Tachomeer Measure engine roaion speed via cigaree ligher socke sensor! Cigaree ligher socke sensor FT-0801 Advanced Handheld Tachomeer Roaion pulse no needed. Roaion speed measured via
More informationSMD LED Product Data Sheet LTSA-G6SPVEKT Spec No.: DS Effective Date: 10/12/2016 LITE-ON DCC RELEASE
Produc Daa Shee Spec No.: DS35-2016-0088 Effecive Dae: 10/12/2016 Revision: - LITE-ON DCC RELEASE BNS-OD-FC001/A4 LITE-ON Technology Corp. / Opoelecronics No.90,Chien 1 Road, Chung Ho, New Taipei Ciy 23585,
More informationECE 715 System on Chip Design and Test. Lecture 22
ECE 75 System on Chip Design and Test Lecture 22 Response Compaction Severe amounts of data in CUT response to LFSR patterns example: Generate 5 million random patterns CUT has 2 outputs Leads to: 5 million
More informationUnited States Patent (19) Gardner
Unied Saes Paen (19) Gardner 4) MICRPRGRAM CNTRL UNITS (7) Invenor: Peer Lyce Gardner, Tolebank, England (73) Assignee: Inernaional Business Machines Corporaion, Armonk, N.Y. 22 Filed: Nov. 13, 197 (21)
More informationLCD Module Specification
LCD Module Specificaion Model No.: YG128643-SFDWH6V YG128643-BMDWH6V YG128643-LMDWH6V YG128643-FMDWH6V YG128643-FFDWH6V Table of Conens 1. BASIC SPECIFICATIONS 2 2. ABSOLUTE MAXIMUM RATINGS 3 3. ELECTRICAL
More informationA Methodology for Evaluating Storage Systems in Distributed and Hierarchical Video Servers
A Mehodology for Evaluaing Sorage Sysems in Disribued and Hierarchical Video Servers William Tezlaff, Marin Kienzle, Dinkar Siaram BM T. J. Wason Research Cener Yorkown Heighs, NY 10598 Absrac Large scale
More informationEE241 - Spring 2001 Advanced Digital Integrated Circuits. References
EE241 - Spring 2001 Advanced Digital Integrated Circuits Lecture 28 References Rabaey, Digital Integrated Circuits and EE241 (1998) notes Chapter 25, ing of High-Performance Processors by D.K. Bhavsar
More informationECE 407 Computer Aided Design for Electronic Systems. Testing and Design for Testability. Instructor: Maria K. Michael. Overview
407 Computer Aided Design for Electronic Systems Testing and Design for Testability Instructor: Maria K. Michael MKM - 1 Overview VLSI realization process Role of testing, related cost Basic Digital VLSI
More informationMULTI-VIEW VIDEO COMPRESSION USING DYNAMIC BACKGROUND FRAME AND 3D MOTION ESTIMATION
MULTI-VIEW VIDEO COMPRESSION USING DYNAMIC BACKGROUND FRAME AND 3D MOTION ESTIMATION Manoranjan Paul, Junbin Gao, Michael Anoolovich, and Terry Bossomaier School of Compuing and Mahemaics, Charles Sur
More informationSiI9127A/SiI1127A HDMI Receiver with Deep Color Output
SiI9127A/SiI1127A HDMI Receiver wih Deep Color Oupu SiI-DS-1059-D May 2017 Conens Acronyms in This Documen... 6 1. General Descripion... 7 Inpus... 7 Digial Video Oupu... 7 Digial Audio Inerface... 8 Consumer
More informationEvaluation of a Singing Voice Conversion Method Based on Many-to-Many Eigenvoice Conversion
INTERSEECH 2013 Evaluaion of a Singing Voice Conversion Mehod Based on Many-o-Many Eigenvoice Conversion Hironori Doi 1, Tomoki Toda 1, Tomoyasu Nakano 2, Masaaka Goo 2, Saoshi Nakamura 1 1 Graduae School
More informationUNIT IV CMOS TESTING. EC2354_Unit IV 1
UNIT IV CMOS TESTING EC2354_Unit IV 1 Outline Testing Logic Verification Silicon Debug Manufacturing Test Fault Models Observability and Controllability Design for Test Scan BIST Boundary Scan EC2354_Unit
More informationTKK S ASIC-PIIRIEN SUUNNITTELU
Design TKK S-88.134 ASIC-PIIRIEN SUUNNITTELU Design Flow 3.2.2005 RTL Design 10.2.2005 Implementation 7.4.2005 Contents 1. Terminology 2. RTL to Parts flow 3. Logic synthesis 4. Static Timing Analysis
More informationH3CR. Multifunctional Timer Twin Timer Star-delta Timer Power OFF-delay Timer H3CR-A H3CR-AS H3CR-AP H3CR-A8 H3CR-A8S H3CR-A8E H3CR-G.
Solid-sae Timer H3CR Please read and undersand his caalog before purchasing he producs. Please consul your OMRON represenaive if you have any quesions or commens. Refer o Warrany and Applicaion Consideraions
More informationInstructions. Final Exam CPSC/ELEN 680 December 12, Name: UIN:
Final Exam CPSC/ELEN 680 December 12, 2005 Name: UIN: Instructions This exam is closed book. Provide brief but complete answers to the following questions in the space provided, using figures as necessary.
More informationThe Art of Image Acquisition
HALCON Applicaion Noe The Ar of Image Acquisiion Provided Funcionaliy Connecing o simple and complex configuraions of frame grabbers and cameras Acquiring s in various iming modes Configuring frame grabbers
More informationCommissioning EN. Inverter. Inverter i510 Cabinet 0.25 to 2.2 kw
Commissioning EN Inverer Inverer i510 Cabine 0.25 o 2.2 kw Conens Conens 1 General informaion 11 1.1 Read firs, hen sar 11 2 Safey insrucions 12 2.1 Basic safey measures 12 2.2 Residual hazards 13 2.3
More informationTHE INCREASING demand to display video contents
IEEE TRANSACTIONS ON IMAGE PROCESSING, VOL. 23, NO. 2, FEBRUARY 2014 797 Compressed-Domain Video Reargeing Jiangyang Zhang, Suden Member, IEEE, Shangwen Li, Suden Member, IEEE, andc.-c.jaykuo,fellow, IEEE
More information超大型積體電路測試 國立清華大學電機系 EE VLSI Testing. Chapter 5 Design For Testability & Scan Test. Outline. Introduction
1 國立清華大學電機系 EE-6250 超大型積體電路測試 VLSI Testing Chapter 5 esign For Testability & Scan Test Outline Introduction Why FT? What is FT? Ad-Hoc Approaches Full Scan Partial Scan ch5-2 2 Why FT? irect Testing is
More informationLogic and Computer Design Fundamentals. Chapter 7. Registers and Counters
Logic and Computer Design Fundamentals Chapter 7 Registers and Counters Registers Register a collection of binary storage elements In theory, a register is sequential logic which can be defined by a state
More informationG E T T I N G I N S T R U M E N T S, I N C.
G E T T I N G I N S T R U M E N T S, I N C. WWW.GETTINGINSTRUMENTS.COM SAN DIEGO, CA 619-855-1246 DUAL MODE ANALOG / DIGITAL STIMULUS ISOLATION UNIT MODEL 4-AD INSTRUCTION MANUAL GETTING INSTRUMENTS, INC.
More informationCSE 352 Laboratory Assignment 3
CSE 352 Laboratory Assignment 3 Introduction to Registers The objective of this lab is to introduce you to edge-trigged D-type flip-flops as well as linear feedback shift registers. Chapter 3 of the Harris&Harris
More informationTechniques to Improve Memory Interface Test Quality for Complex SoCs
Techniques o Improve Inerface Tes Quali for omplex Sos V.R. evanahan, Srinivas Vooka Texas Insrumens (Inia) Pv. L., angalore 560093, Inia {vr, vsrinivas}@i.com Absrac Aggressive spee an volage binning
More informationDIGITAL MOMENT LIMITTER. Instruction Manual EN B
DIGITAL MOMENT LIMITTER Insrucion Manual EN294 1379 B FORWARD Thank you very much for your purchasing Minebea s Momen Limier DML 802B. This manual explains insallaion procedures and connecing mehod and
More informationfor Digital IC's Design-for-Test and Embedded Core Systems Alfred L. Crouch Prentice Hall PTR Upper Saddle River, NJ
Design-for-Test for Digital IC's and Embedded Core Systems Alfred L. Crouch Prentice Hall PTR Upper Saddle River, NJ 07458 www.phptr.com ISBN D-13-DflMfla7-l : Ml H Contents Preface Acknowledgments Introduction
More informationNovel Power Supply Independent Ring Oscillator
Novel Power Supply Independen Ring Oscillaor MOHAMMAD HASSAN MONTASERI, HOSSEIN MIAR NAIMI ECE Deparmen Babol Universiy of Technology Shariay S, Babol, Mazandaran IRAN mh.monaseri@gmail.com Absrac: - A
More informationPage 1 of 6 Follow these guidelines to design testable ASICs, boards, and systems. (includes related article on automatic testpattern generation basics) (Tutorial) From: EDN Date: August 19, 1993 Author:
More informationLecture 17: Introduction to Design For Testability (DFT) & Manufacturing Test
Lecture 17: Introduction to Design For Testability (DFT) & Manufacturing Test Mark McDermott Electrical and Computer Engineering The University of Texas at Austin Agenda Introduction to testing Logical
More informationCoded Strobing Photography: Compressive Sensing of High-speed Periodic Events
IEEE TRANSACTIONS ON ATTERN ANALYSIS AND MACHINE INTELLIGENCE 1 Coded Srobing hoography: Compressive Sensing of High-speed eriodic Evens Ashok Veeraraghavan, Member, IEEE, Dikpal Reddy, Suden Member, IEEE,
More informationSimulation Mismatches Can Foul Up Test-Pattern Verification
1 of 5 12/17/2009 2:59 PM Technologies Design Hotspots Resources Shows Magazine ebooks & Whitepapers Jobs More... Click to view this week's ad screen [ D e s i g n V i e w / D e s i g n S o lu ti o n ]
More informationBased on slides/material by. Topic Testing. Logic Verification. Testing
Based on slides/material by Topic 4 K. Masselos http://cas.ee.ic.ac.uk/~kostas J. Rabaey http://bwrc.eecs.berkeley.edu/classes/icbook/instructors.html igital Integrated Circuits: A esign Perspective, Prentice
More informationFlo C. Compact W MSR. Followspot
f Flo - 1459C Compac - 1800 W MSR Type: Followspo Source: 1800 W MSR PSU: Elecronic - ho resrike Opics: 13 o 24 zoom Sandard: 208 V Norh american Followspo Small enough for a russ spo, big enough o impress
More informationTEA2037A HORIZONTAL & VERTICAL DEFLECTION CIRCUIT
APPLICATION NOTE HORIZONTAL & VERTICAL DEFLECTION CIRCUIT By B. D HALLUIN SUMMARY Page I INTRODUCTION....................................................... 2 II FUNCTIONAL DESCRIPTION OF................................
More informationUSB TRANSCEIVER MACROCELL INTERFACE WITH USB 3.0 APPLICATIONS USING FPGA IMPLEMENTATION
USB TRANSCEIVER MACROCELL INTERFACE WITH USB 3.0 APPLICATIONS USING FPGA IMPLEMENTATION T Mahendra 1, N Mohan Raju 2, K Paramesh 3 Absrac The Universal Serial Bus(USB) Transceiver Macro cell Inerface (UTMI)
More informationQ = OCM Pro. Very Accurate Flow Measurement in partially and full filled Pipes and Channels
Q = Σ i i i OCM Pro Very ccurae Flow Measuremen in parially and full filled Pipes and Channels OCM Pro New in he Field of Flow Measuremen Measuremen of he Real Flow Velociy Profile Spaial llocaion of Single
More informationDesign of Test Circuits for Maximum Fault Coverage by Using Different Techniques
Design of Test Circuits for Maximum Fault Coverage by Using Different Techniques Akkala Suvarna Ratna M.Tech (VLSI & ES), Department of ECE, Sri Vani School of Engineering, Vijayawada. Abstract: A new
More informationLCD Module Specification
Laurel Elecronics Co., Ld. LCD Module Specificaion Model No.: LG3232-FFDWH6V LG3232-BMDWH6V Table of Conens. BASIC SPECIFICATIONS 2 2. ABSOLUTE MAXIMUM RATINGS 4 3. ELECTRICAL CHARACTERISTICS 4 4. DISPLAY
More informationRandom Access Scan. Veeraraghavan Ramamurthy Dept. of Electrical and Computer Engineering Auburn University, Auburn, AL
Random Access Scan Veeraraghavan Ramamurthy Dept. of Electrical and Computer Engineering Auburn University, Auburn, AL ramamve@auburn.edu Term Paper for ELEC 7250 (Spring 2005) Abstract: Random Access
More informationnmos transistor Basics of VLSI Design and Test Solution: CMOS pmos transistor CMOS Inverter First-Order DC Analysis CMOS Inverter: Transient Response
nmos transistor asics of VLSI Design and Test If the gate is high, the switch is on If the gate is low, the switch is off Mohammad Tehranipoor Drain ECE495/695: Introduction to Hardware Security & Trust
More informationRegion-based Temporally Consistent Video Post-processing
Region-based Temporally Consisen Video Pos-processing Xuan Dong Tsinghua Universiy dongx1@mails.singhua.edu.cn Boyan Bonev UC Los Angeles bonev@ucla.edu Yu Zhu Norhwesern Polyechnical Universiy zhuyu1986@mail.nwpu.edu.cn
More informationVLSI Test Technology and Reliability (ET4076)
VLSI Test Technology and Reliability (ET476) Lecture 9 (2) Built-In-Self Test (Chapter 5) Said Hamdioui Computer Engineering Lab Delft University of Technology 29-2 Learning aims Describe the concept and
More informationR&D White Paper WHP 120. Digital on-channel repeater for DAB. Research & Development BRITISH BROADCASTING CORPORATION.
R&D Whie Paper WHP 120 Sepember 2005 Digial on-channel repeaer for DAB A. Wiewiorka and P.N. Moss Research & Developmen BRITISH BROADCASTING CORPORATION BBC Research & Developmen Whie Paper WHP 120 A.
More informationIDT70V05S/L 8K x 8 DUAL-PORT STATIC RAM
HIGH-PEED 3.3V IDT7V/ 8K x 8 DUA-PORT TATIC RAM EAD FINIH (npb) ARE IN EO PROCE - AT TIME BUY EXPIRE JUNE 1, 218 Feaures True Dual-Pored memory cells which allow simulaneous reads of he same memory locaion
More informationLancelot TS. Grand W HTI. Followspot. Type: Followspot Source: 4000 W HTI PSU: Magnetic - hot restrike Optics: 2 to 5 zoom.
f Lancelo - 1021TS Grand - 4000 W HTI Type: Followspo Source: 4000 W HTI PSU: Magneic - ho resrike Opics: 2 o 5 zoom Followspo The shining knigh of followspos! Lancelo s innovaive opical rain improves
More informationDesign for Test. Design for test (DFT) refers to those design techniques that make test generation and test application cost-effective.
Design for Test Definition: Design for test (DFT) refers to those design techniques that make test generation and test application cost-effective. Types: Design for Testability Enhanced access Built-In
More informationSlide Set 14. Design for Testability
Slide Set 14 Design for Testability Steve Wilton Dept. of ECE University of British Columbia stevew@ece.ubc.ca Slide Set 14, Page 1 Overview Wolf 4.8, 5.6, 5.7, 8.7 Up to this point in the class, we have
More informationPersonal Computer Embedded Type Servo System Controller. Simple Motion Board User's Manual (Advanced Synchronous Control) -MR-EM340GF
Personal Compuer Embedded Type Servo Sysem Conroller Simple Moion Board User's Manual (Advanced Synchronous Conrol) -MR-EM340GF SAFETY PRECAUTIONS (Read hese precauions before using his produc.) Before
More informationTRANSFORM DOMAIN SLICE BASED DISTRIBUTED VIDEO CODING
Journal of Engineering Science and Technology Vol. 6, No. 5 (2011) 542-550 School of Engineering, Taylor s Universiy TRANSFORM DOMAIN SLICE BASED DISTRIBUTED VIDEO CODING A. ELAMIN*, VARUN JEOTI, SAMIR
More informationA ROBUST DIGITAL IMAGE COPYRIGHT PROTECTION USING 4-LEVEL DWT ALGORITHM
Inernaional Journal of Advanced Technology in Engineering and Science wwwiaescom Volume No, Issue No, November 4 ISSN online: 348 755 A ROBUST DIGITAL IMAGE COPYRIGHT PROTECTION USING 4-LEVEL DWT ALGORITHM
More informationInternational Journal of Scientific & Engineering Research, Volume 5, Issue 9, September ISSN
International Journal of Scientific & Engineering Research, Volume 5, Issue 9, September-2014 917 The Power Optimization of Linear Feedback Shift Register Using Fault Coverage Circuits K.YARRAYYA1, K CHITAMBARA
More informationNT-G A-YFSEDY-NY
NELY TECH CO,LTD WWWNELYTECHCOM EXPERT IN LCD ================================================================ LCD MODULE SPECIFICATIONS NT-G1286410A-YFSEDY-NY PIXELS: 128 X 64 DOTS OUTLINE DIMENSION:
More informationPhysics 218: Exam 1. Sections: , , , 544, , 557,569, 572 September 28 th, 2016
Physics 218: Exam 1 Secions: 201-203, 520-529,534-538, 544, 546-555, 557,569, 572 Sepember 28 h, 2016 Please read he insrucions below, bu do no open he exam unil old o do so. Rules of he Exam: 1. You have
More informationTLE Overview. High Speed CAN FD Transceiver. Qualified for Automotive Applications according to AEC-Q100
High Speed CAN FD Transceiver 1 Overview Qualified for Auomoive Applicaions according o AEC-Q100 Feaures Fully complian o ISO 11898-2 (2016) and SAE J2284-4/-5 Reference device and par of Ineroperabiliy
More information2.6 Reset Design Strategy
2.6 Reset esign Strategy Many design issues must be considered before choosing a reset strategy for an ASIC design, such as whether to use synchronous or asynchronous resets, will every flipflop receive
More information