Y. Tsiatouhas. VLSI Systems and Computer Architecture Lab. Boundary Scan (JTAG ) 2
|
|
- Gabriel O’Connor’
- 6 years ago
- Views:
Transcription
1 CMOS INTEGRATE CIRCUIT EGN TECHNIUES University of Ioannina Boundary Scan Testing (JTAG ΙΕΕΕ 49 std) ept of Computer Science and Engineering Y Tsiatouhas CMOS Integrated Circuit esign Techniques VL Systems and Computer Architecture Lab Overview Basic JTAG architecture 2 The Test Access Port (TAP) 3 JTAG registers 4 State diagram Operating modes 5 Instruction set 6 External and internal testing operations Boundary Scan (JTAG 49) 2
2 Typical PCB Testing Probe Under Test Probe PCB Under Test rivers True Response Expected Response Tester Test Patterns Boundary Scan (JTAG 49) 3 Basic JTAG Architecture (Ι) (IEEE 49 std) Boundary Register The JTAG 49 Boundary Scan std supports PCB testing procedures according to a commonly acceptable (standard) test mechanism User or I Register Bypass Register Instruction Register Test Access Port TI Controller TCK TMS TAP Controller TO TRST It consists of: A Test Access Port TAP with 4 or 5 pins A set of registers (an instruction register (IR), a bypass register (BR) and dataregisters () ATAP Controller which is a finite state machine (FSM) with 6 states Boundary Scan (JTAG 49) 4 2
3 Basic JTAG Architecture (ΙI) In the normal mode of operation the JTAG circuitry is transparent to the chip under test and the PCB system where this chip is embedded TI TCK TMS TAP Controller TO TRST Two test modes of operation exist: Internal Testing where the internal logic of the chip is tested External Testing where the interconnections among the chips are tested Boundary Scan (JTAG 49) 5 Test Access Port TAP (I) PCB TO TRST TO TRST TI TCK TMS TO TRST TI TCK TMS TO TRST TAP TO TCK TRST TMS TI TI TCK TMS TI TCK TMS Boundary Scan (JTAG 49) 6 3
4 Test Access Port TAP (II) TCK (Test Clock): This is the test clock signal, which synchronizes the test procedure independently of the system clock Under the control of this signal test data are shifted between the TAP registers TI (Test ata Input): Serial test data input New data are scanned in at each positive edge of the TCK clock signal When not in use must remain at logic High TO (Test ata ): Serial test data output ata are scanned outatthe negative edge of the TCK clock signal TMS (Test Select): The sequence of values at this input is translated by the TAP Controller and is used to control the test procedure When not in use must remain at logic High TRST (Test Reset): This is an optional signal, which is used for the asynchronous initialization of the test logic independently of the clock signal TCK Boundary Scan (JTAG 49) 7 Registers PI TI TCK TMS TRST BSR Shift_ Clock Run_Test TAP Controller Scan Register ecoders User Registers ev I Register Bypass ecode IR Register Shift_IR Clock_IR _IR Reset BSR MUX Select MUX 2 FF TCK Shift TO The JTAG protocol provides the ability to support a large number of user dfi definedd registers it However,thepresenceof three registers is mandatory : Bypass Register (BR) (Καταχωρητής Παράκαμψης) Instruction Register (IR) (Καταχωρητής Εντολών) Boundary Scan Register (BSR) (Καταχωρητής Περιφερειακής Σάρωσης) Boundary Scan (JTAG 49) 8 4
5 ata Instruction Register IR (Καταχωρητής Εντολών) The Instruction Register IR (Καταχωρητής Εντολών) is a serial / parallel input and output register Each stage of the register consists of a pair of a flip flop and a latch The flip flop feeds the corresponding latch The latch holds the current instruction when the IR is updated with new data (instructions) The size of the register is at least two bits TI or Previous Cell IR Cell ShiftIR MUX ClockIR (CaptureIR) Shift Reg FF TO or Next Cell Latch FF CLR IR CLR Parallel TI n Parallel s Latch Flip Flops n n Shift Reg Flip Flops ata TO Boundary Scan (JTAG 49) 9 IR Boundary Scan Register BSR (Καταχωρητής Περιφερειακής Σάρωσης) The Boundary Scan Register BSR (Καταχωρητής Περιφερειακής Σάρωσης) is placed at the chip periphery, in between the input/output pads and the internal logic It consists of the Boundary Scan Cells (Κύτταρα Περιφερειακής Σάρωσης) and supports both the testing of the internal logic of the chip as well as the interconnects of the chip with other chips ata Input Pin Internal MUX Shift Reg FF To next or TO ShiftOut Latch FF MUX Internal Pin UP CLR CLR From previous (Capture) or TI ShiftIn Shift Clock (Test/Normal) Boundary Scan (JTAG 49) 5
6 Bypass Register BR The Bypass Register BR (Καταχωρητής Παράκαμψης) is an one bit register consisting of a single Flip Flop* It permits the signal at the TI input to bypass the BSR register and directly feed the TO output TI Capture AN Flip FlopFlop TO BR To TO output through MUX and MUX 2 BR CLR Clock (Capture) * In practice the BR is implemented as a single boundary scan cell! Boundary Scan (JTAG 49) TAP Controller State iagram The ΤΑΡ controller is a Finite State Machine (FSM) with 6 states The state transition takes place at the positive edge of the TCK clock signal At the state diagram beside, the arrows between the states are marked with or, which correspond to the logic level that the TMS signal must have before the positive ii edge of the clock signal TCK in order to activate the corresponding state transition Boundary Scan (JTAG 49) 2 6
7 s of Operation Two basic modes of operation exist for the JTAG 49 std and each mode supports specific instructions: Non Invasive (Απρόσκοπτος Τρόπος): The ΤΑΡ controller and the pertinent port operate asynchronously and independently with respect to the system under test In this mode, the ΤΑΡ port can be exploited without disturbing the operation of the system Pin Permission (Τρόπος Επίτρεψης Ακροδέκτη): In this mode, the internal logic of the circuit under test is disconnected from the input/output pins Consequently, only testing operations can be performed Boundary Scan (JTAG 49) 3 Instruction Set Ι (Non Invasive) BYPASS: This instruction places the bit bypass register between the TI and TO pins The BYPASS instruction is mandatory for the protocol The all ones state in the instruction register must correspondtothis instruction ICOE: This instruction places a 32 bit register between the TI and TO pins The register is loaded in parallel by the hardware with the code I of the chip USERCOE: Once again, this instruction places the previous 32 bit register between the TI and TO pins This time the register is not loaded with the code I of the chip but with auserdefined dfi dcode This instruction ti is related ltdto programmable devices (like FPGAs) Boundary Scan (JTAG 49) 4 7
8 Instruction Set ΙI (Non Invasive) SAMPLE/PRELOA instruction: This instruction places the boundary scan register (BSR) between the TI and TO pins This instruction is mandatory for the protocol The Sample/Preload instruction does not disturb the normal mode of operation since the signal of the second multiplexer in the boundary scan cells is at logic (normal mode) The instruction activates two operations: The SAMPLE operation is accomplished at the TURE state of the TAP controller where the Flip Flopscapture the data at their inputs Thus, the BSR register holds a snapshot of the activity at the chip s I/Os Then, the sampled data can be scanned out for observation The PRELOA operation is accomplished during the scan out activity, where in parallel new data are scanned in Thus, the data at the ShiftIn () inputs are captured by the Flip Flops and subsequently feed the UP Flip Flops when the TAP controller is at the UPATE state Boundary Scan (JTAG 49) 5 PI Input Instruction Set ΙII (Non Invasive) SAMPLE phase Capture UP UP Shift Clock Shift Clock Boundary Scan (JTAG 49) 6 8
9 PI Input Instruction Set ΙV (Non Invasive) PRELOA SHIFT phase Shift UP UP Shift Clock Shift Clock Boundary Scan (JTAG 49) 7 PI Input Instruction Set V (Non Invasive) End of PRELOA Secure/on t Care Values UP UP Shift Clock Shift Clock Boundary Scan (JTAG 49) 8 9
10 Instruction Set VΙ (Pin Permission) Permission) The EXTEST instruction: This instruction places the boundary scan register between the TI and TO pins The instruction is mandatory and the all zero state at the instruction register must correspond to it At the TURE state, the logic values at the input pads of the chip are captured in the Flip Flops of the cells In addition, the output pads are driven by the UP Flip Flops since the signal is With this instruction the input pads are sampled and the output pads are driven Consequently, at the shift operations on the BSR register, the state of the input pads is read while new values are set at the output pads of the chip Boundary Scan (JTAG 49) 9 PI Input Instruction Set VIΙ Secure/on t Care Values (Pin Permission) Permission) st Test Application phase of EXTEST UP UP Shift Clock Shift Clock Boundary Scan (JTAG 49) 2
11 PI Input Instruction Set VΙII (Pin Permission) Permission) 2 nd Test Response Capture phase of EXTEST Capture on t Care Values UP UP Shift Clock Shift Clock Boundary Scan (JTAG 49) 2 PI Input Instruction Set ΙX (Pin Permission) Permission) 3 rd Test ata Shift phase of EXTEST Shift UP UP Shift Clock Shift Clock Boundary Scan (JTAG 49) 22
12 PI Input Instruction Set X (Non Invasive) End of EXTEST Secure/on t Care Values BSR with Test ata UP UP Shift Clock Shift Clock Boundary Scan (JTAG 49) 23 Instruction Set XI (Pin Permission) Permission) The RUNBIST instruction: This instruction activates a user defined register which may be one of the existing registers in the protocol The target is to permit the use of embedded BIST techniques The BIST procedures start when the ΤΑΡ controller is at the RUN TEST ILE state The INTEST instruction: This instruction places the boundary scan register between the TI and TO pins It sets the inputs of the internal logic under the control of the corresponding UP Flip Flops of the BSR In addition, the BSR cells at the outputs of the internal logic sample the corresponding responses at the TURE state Consequently, at the UPATE state a test pattern is applied while at the TURE state the response of the logic to this pattern is sampled Next, the response is scanned out and concurrently a new test pattern is scanned in Boundary Scan (JTAG 49) 24 2
13 PI Input Instruction Set XΙI (Pin Permission) Permission) Test Application st phase of INTEST Secure/on t Care Values UP UP Shift Clock Shift Clock Boundary Scan (JTAG 49) 25 PI Input Instruction Set XIΙI on t Care Values (Pin Permission) Permission) Test Response Capture 2 nd phase of INTEST UP UP Shift Clock Shift Clock Boundary Scan (JTAG 49) 26 3
14 PI Input Instruction Set XIV (Pin Permission) Permission) 3 rd Test ata Shift phase of INTEST Shift UP UP Shift Clock Shift Clock Boundary Scan (JTAG 49) 27 PI Instruction Set XV (Non Invasive) BSR with Test ata End of INTEST Input Secure/on t Care Values UP UP Shift Clock Shift Clock Boundary Scan (JTAG 49) 28 4
15 Instruction Set XVI (Pin Permission) Permission) The HIGHZ instruction: This instruction places the bypass register between the TI and TO pins In addition, sets the output pads in the high Z condition o at the UPATE IR state It is exploited epotedfor the testing of chips that are not compliant with the JTAG protocol The CLΑMP instruction: This instruction places the bypass register between the TI and TO pins In addition, sets the output pads under the control of the BSR register, which has been earlier fed with proper values by exploiting a sequence of SAMPLE/PRELOA instructions Consequently, the output pads of the chip retain specific values during the testing procedures that are applied to other chips where these outputsdo notparticipate ii Boundary Scan (JTAG 49) 29 Instruction Register Ι Initialization at the TEST LOGIC RESET state by exploiting the TRST signal Proper use of the TMS and TCK signals in order to activate the TURE IR state and subsequently the SHIFT IR state At the TURE IR state the IR register is placed between the TI and TO pins At the SHIFT IR state the TO pin is activated Boundary Scan (JTAG 49) 3 5
16 Instruction Register ΙI Boundary Scan (JTAG 49) 3 Instruction Register ΙII PCB TO TRST TO TRST ΙR ΙR TI TCK TMS TO TRST ΙR TI TCK TMS TO TRST ΙR TAP TO TCK TRST TMS TI TI TCK TMS TI TCK TMS Boundary Scan (JTAG 49) 32 6
17 ata Register Activation The update of the IR register, at the UPATE IR state, will result to the connection of the proper data register between the TI and TO pins when the ΤΑΡ controller will be at the TURE state Boundary Scan (JTAG 49) 33 ata Register I At SHIFT state the TO is activated and new test data are scanned in/out to the selected register Boundary Scan (JTAG 49) 34 7
18 ata Register II Boundary Scan (JTAG 49) 35 PCB ata Register III (& Bypass Operation) TO TRST TO TRST BR BSR CUT TI TCK TMS TO TRST BR TI TCK TMS TO TRST BR TAP TO TCK TRST TMS TI TI TCK TMS TI TCK TMS Boundary Scan (JTAG 49) 36 8
19 ata Register Activation At the UPATE state the data register is updated Possibly another data shift phase will be initiated next Boundary Scan (JTAG 49) 37 Basic Testing Procedure Ι (External or Internal Testing) TEST LOGIG RESET 2 Load IR with the instruction SAMPLE/PRELOA Invasive The selected is placed between TI TO 3 4 Shift data to the selected (eg BSR) LoadIRwith the instruction EXTEST ή INTEST PRELOA phase Pin Permission The selected is placed between TI TO Test data application 5 Test response Capture Boundary Scan (JTAG 49) 38 9
20 Basic Testing Procedure ΙI (External or Internal Testing) 6 Scan out the test response Scan in new test data 7 New Test data application 8 YES More test data? 5 NO 9 Test response capture Boundary Scan (JTAG 49) 39 Basic Testing Procedure ΙII (External or Internal Testing) Scan out the test response Scan in secure data Secure data application 2 TEST LOGIG RESET Boundary Scan (JTAG 49) 4 2
21 IEEE P687 Internal JTAG (IJTAG) IEEE P687 std Also referred to as IJTAG (Internal JTAG), the IEEE P687 working group intends to develop a methodology for access to embedded test and debug features (but not the features themselves) via the IEEE 49 Test Access Port (TAP) and additional signals that may be required The IEEE 49 standard specifies circuits to be embedded within a Integrated Circuit to support board test, namely the Test Access Port (TAP), TAP Controller, and a number of internal registers In practice, the TAP and TAP controller are being used for other functions well beyond boundary scan in an ad hoc manner across the industry to access a wide variety of internal chip test and debug features The purpose of the IJTAG initiative is to provide an extension to the IEEE 49 standard specifically aimed at using the TAP to manage the configuration, operation and collection of data from embedded test and debug circuitry There exists the widespread use of embedded instrumentation (such as BIST Engines, Complex I/O Characterization and Calibration, Embedded Timing Instrumentation, etc) each of which is accessed and managed by a variety of external instrumentation using a variety of mechanisms and protocols Therefore, there exists a need for a standardization of these protocols in order to ensure an efficient and orderly methodology for the preparation of tests and the access and control of these embedded instruments The elements of the methodology include a description language for the characteristics of the features and for communication with the features, and requirements for interfacing to the features Source: ΙΕΕΕ Boundary Scan (JTAG 49) 4 References The Boundary Scan Handbook, K Parker, Kluwer Academic Publishers, 992 Principles of Testing Electronics Systems, S Mourad and Y Zorian, John Wiley & Sons, 2 Essentials of Electronic Testing: for igital, Memory and Mixed Signal VL Circuits, M Bushnell and V Agrawal, Kluwer Academic Publishers, 2 System on Test Architectures, L T Wang, C Stroud and N Touba, Morgan Kaufmann, 28 Boundary Scan (JTAG 49) 42 2
IEEE Standard (JTAG) in the Axcelerator Family
Application Note AC27 IEEE Standard 49. (JTAG) in the Axcelerator Family Introduction Testing modern loaded circuit boards has become extremely expensive and very difficult to perform. The rapid development
More informationUsing the XC9500/XL/XV JTAG Boundary Scan Interface
Application Note: XC95/XL/XV Family XAPP69 (v3.) December, 22 R Using the XC95/XL/XV JTAG Boundary Scan Interface Summary This application note explains the XC95 /XL/XV Boundary Scan interface and demonstrates
More informationTesting Sequential Logic. CPE/EE 428/528 VLSI Design II Intro to Testing (Part 2) Testing Sequential Logic (cont d) Testing Sequential Logic (cont d)
Testing Sequential Logic CPE/EE 428/528 VLSI Design II Intro to Testing (Part 2) Electrical and Computer Engineering University of Alabama in Huntsville In general, much more difficult than testing combinational
More informationSection 24. Programming and Diagnostics
Section. and Diagnostics HIGHLIGHTS This section of the manual contains the following topics:.1 Introduction... -2.2 In-Circuit Serial... -2.3 Enhanced In-Circuit Serial... -5.4 JTAG Boundary Scan... -6.5
More informationSection 24. Programming and Diagnostics
Section. Programming and Diagnostics HIGHLIGHTS This section of the manual contains the following topics:.1 Introduction... -2.2 In-Circuit Serial Programming... -3.3 Enhanced In-Circuit Serial Programming...
More informationY. Tsiatouhas. VLSI Systems and Computer Architecture Lab. Built-In Self Test 2
CMOS INTEGRATE CIRCUIT ESIGN TECHNIUES University of Ioannina Built In Self Test (BIST) ept. of Computer Science and Engineering Y. Tsiatouhas CMOS Integrated Circuit esign Techniques VLSI Systems and
More informationJTAG Boundary- ScanTesting
JTAG Boundary- ScanTesting In Altera evices November 995, ver. 3 Application Note 39 Introduction As printed circuit boards (PCBs) become more complex, the need for thorough testing becomes increasingly
More information16 Dec Testing and Programming PCBA s. 1 JTAG Technologies
6 Dec 24 Testing and Programming PCBA s JTAG Technologies The importance of Testing Don t ship bad products to your customers, find problems before they do. DOA s (Death On Arrival) lead to huge costs
More information18 Nov 2015 Testing and Programming PCBA s. 1 JTAG Technologies
8 Nov 25 Testing and Programming PCBA s JTAG Technologies The importance of Testing Don t ship bad products to your customers, find problems before they do. DOA s (Death On Arrival) lead to huge costs
More informationUsing IEEE Boundary Scan (JTAG) With Cypress Ultra37000 CPLDs
Using IEEE 49. Boundary Scan (JTAG) With Cypress Ultra37 CPLDs Introduction As Printed Circuit Boards (PCBs) have become multi-layered with double-sided component mounting and Integrated Circuits have
More information11. JTAG Boundary-Scan Testing in Stratix V Devices
ecember 2 SV52-.4. JTAG Boundary-Scan Testing in Stratix V evices SV52-.4 This chapter describes the boundary-scan test (BST) features that are supported in Stratix V devices. Stratix V devices support
More informationChapter 19 IEEE Test Access Port (JTAG)
Chapter 9 IEEE 49. Test Access Port (JTAG) This chapter describes configuration and operation of the MCF537 JTAG test implementation. It describes the use of JTAG instructions and provides information
More informationIlmenau, 9 Dec 2016 Testing and programming PCBA s. 1 JTAG Technologies
Ilmenau, 9 Dec 206 Testing and programming PCBA s JTAG Technologies The importance of Testing Don t ship bad products to your customers, find problems before they do. DOA s (Death On Arrival) lead to huge
More information3. Configuration and Testing
3. Configuration and Testing C51003-1.4 IEEE Std. 1149.1 (JTAG) Boundary Scan Support All Cyclone devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1a-1990 specification. JTAG boundary-scan
More information7 Nov 2017 Testing and programming PCBA s
7 Nov 207 Testing and programming PCBA s Rob Staals JTAG Technologies Email: robstaals@jtag.com JTAG Technologies The importance of Testing Don t ship bad products to your customers, find problems before
More informationProduct Update. JTAG Issues and the Use of RT54SX Devices
Product Update Revision Date: September 2, 999 JTAG Issues and the Use of RT54SX Devices BACKGROUND The attached paper authored by Richard B. Katz of NASA GSFC and J. J. Wang of Actel describes anomalies
More information12. IEEE (JTAG) Boundary-Scan Testing for the Cyclone III Device Family
December 2011 CIII51014-2.3 12. IEEE 1149.1 (JTAG) Boundary-Scan Testing for the Cyclone III Device Family CIII51014-2.3 This chapter provides guidelines on using the IEEE Std. 1149.1 boundary-scan test
More informationJRC ( JTAG Route Controller ) Data Sheet
JRC ( JTAG Route Controller ) Data Sheet ATLAS TGC Electronics Group September 5, 2002 (version 1.1) Author : Takashi Takemoto Feature * JTAG signal router with two inputs and seven outputs. * Routing
More informationLecture 23 Design for Testability (DFT): Full-Scan
Lecture 23 Design for Testability (DFT): Full-Scan (Lecture 19alt in the Alternative Sequence) Definition Ad-hoc methods Scan design Design rules Scan register Scan flip-flops Scan test sequences Overheads
More informationLecture 23 Design for Testability (DFT): Full-Scan (chapter14)
Lecture 23 Design for Testability (DFT): Full-Scan (chapter14) Definition Ad-hoc methods Scan design Design rules Scan register Scan flip-flops Scan test sequences Overheads Scan design system Summary
More informationChapter 10 Exercise Solutions
VLSI Test Principles and Architectures Ch. 10 oundary Scan & Core-ased Testing P. 1/10 Chapter 10 Exercise Solutions 10.1 The following is just an example for testing chips and interconnects on a board.
More informationOverview of BDM nc. The IEEE JTAG specification is also recommended reading for those unfamiliar with JTAG. 1.2 Overview of BDM Before the intr
Application Note AN2387/D Rev. 0, 11/2002 MPC8xx Using BDM and JTAG Robert McEwan NCSD Applications East Kilbride, Scotland As the technical complexity of microprocessors has increased, so too has the
More informationSµMMIT E & LXE/DXE JTAG Testability for the SJ02 Die
UTMC Application Note SµMMIT E & LXE/DXE JTAG Testability for the SJ02 Die JTAG Instructions: JTAG defines seven (7) public instructions as follows: Instruction Status UTMC Code msb..lsb SµMMIT Status
More informationSµMMIT E & LXE/DXE Built-In-Self-Test Functionality for the JA01 Die
UTMC Application Note SµMMIT E & LXE/DXE Built-In-Self-Test Functionality for the JA01 Die JTAG Instructions: JTAG defines seven (7) public instructions as follows: Instruction Status UTMC Code msb..lsb
More informationScan. This is a sample of the first 15 pages of the Scan chapter.
Scan This is a sample of the first 15 pages of the Scan chapter. Note: The book is NOT Pinted in color. Objectives: This section provides: An overview of Scan An introduction to Test Sequences and Test
More informationUNIT IV CMOS TESTING. EC2354_Unit IV 1
UNIT IV CMOS TESTING EC2354_Unit IV 1 Outline Testing Logic Verification Silicon Debug Manufacturing Test Fault Models Observability and Controllability Design for Test Scan BIST Boundary Scan EC2354_Unit
More informationBSDL Validation: A Case Study
ASSET InterTech, Inc. Validation: A Case Study Michael R. Johnson Sr. Applications Engineer ASSET InterTech, Inc. Agilent Boundary Scan User Group Meeting December 15, 2008 About The Presenter Michael
More informationK.T. Tim Cheng 07_dft, v Testability
K.T. Tim Cheng 07_dft, v1.0 1 Testability Is concept that deals with costs associated with testing. Increase testability of a circuit Some test cost is being reduced Test application time Test generation
More informationthe Boundary Scan perspective
the Boundary Scan perspective Rik Doorneweert, JTAG Technologies rik@jtag.com www.jtag.com Subjects Economics of testing Test methods and strategy Boundary scan at: Component level Board level System level
More informationChenguang Guo, Lei Chen, and Yanlong Zhang
International Journal of Electronics and Electrical Engineering 6 22 Chenguang Guo, Lei Chen, and Yanlong Zhang Abstract This paper describes a novel optimized JTAG interface circuit between a JTAG controller
More informationBased on slides/material by. Topic Testing. Logic Verification. Testing
Based on slides/material by Topic 4 K. Masselos http://cas.ee.ic.ac.uk/~kostas J. Rabaey http://bwrc.eecs.berkeley.edu/classes/icbook/instructors.html igital Integrated Circuits: A esign Perspective, Prentice
More informationA Briefing on IEEE Standard Test Access Port And Boundary-Scan Architecture ( AKA JTAG )
A Briefing on IEEE 1149.1 1990 Standard Test Access Port And Boundary-Scan Architecture ( AKA JTAG ) Summary With the advent of large Ball Grid Array (BGA) and fine pitch SMD semiconductor devices the
More informationIIIHIII III. Signal in. BIST ShiftDR United States Patent (19) Tsai et al. Out Mode Signal out. mclockdr. SCOn
United States Patent (19) Tsai et al. 54 IEEE STD. 1149.1 BOUNDARY SCAN CIRCUIT CAPABLE OF BUILT-IN SELF-TESTING 75) Inventors: Ching-Hong Tsai, Fang-Diahn Guo; Jin-Hua Hong; Cheng-Wen Wu, all of Hsinchu,
More informationLogic Design ( Part 3) Sequential Logic- Finite State Machines (Chapter 3)
Logic esign ( Part ) Sequential Logic- Finite State Machines (Chapter ) Based on slides McGraw-Hill Additional material 00/00/006 Lewis/Martin Additional material 008 Roth Additional material 00 Taylor
More informationCSE140: Components and Design Techniques for Digital Systems. More D-Flip-Flops. Tajana Simunic Rosing. Sources: TSR, Katz, Boriello & Vahid
CSE140: Components and esign Techniques for igital Systems More -Flip-Flops Tajana Simunic Rosing Where we are now. What we covered last time: SRAM cell, SR latch, latch, -FF What we ll do next: -FF review,
More informationFigure 1 shows a simple implementation of a clock switch, using an AND-OR type multiplexer logic.
1. CLOCK MUXING: With more and more multi-frequency clocks being used in today's chips, especially in the communications field, it is often necessary to switch the source of a clock line while the chip
More informationUnit V Design for Testability
Unit V Design for Testability Outline Testing Logic Verification Silicon Debug Manufacturing Test Fault Models Observability and Controllability Design for Test Scan BIST Boundary Scan Slide 2 Testing
More informationBTW03 DESIGN CONSIDERATIONS IN USING AS A BACKPLANE TEST BUS International Test Conference. Pete Collins
2003 International Test Conference DESIGN CONSIDERATIONS IN USING 1149.1 AS A BACKPLANE TEST BUS Pete Collins petec@jtag.co.uk JTAG TECHNOLOGIES BTW03 PURPOSE The purpose of this presentation is to discuss
More informationUsing on-chip Test Pattern Compression for Full Scan SoC Designs
Using on-chip Test Pattern Compression for Full Scan SoC Designs Helmut Lang Senior Staff Engineer Jens Pfeiffer CAD Engineer Jeff Maguire Principal Staff Engineer Motorola SPS, System-on-a-Chip Design
More informationCHAPTER1: Digital Logic Circuits
CS224: Computer Organization S.KHABET CHAPTER1: Digital Logic Circuits 1 Sequential Circuits Introduction Composed of a combinational circuit to which the memory elements are connected to form a feedback
More informationObjectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath
Objectives Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath In the previous chapters we have studied how to develop a specification from a given application, and
More informationDigital Integrated Circuits Lecture 19: Design for Testability
Digital Integrated Circuits Lecture 19: Design for Testability Chih-Wei Liu VLSI Signal Processing LAB National Chiao Tung University cwliu@twins.ee.nctu.edu.tw DIC-Lec19 cwliu@twins.ee.nctu.edu.tw 1 Outline
More informationL11/12: Reconfigurable Logic Architectures
L11/12: Reconfigurable Logic Architectures Acknowledgements: Materials in this lecture are courtesy of the following people and used with permission. - Randy H. Katz (University of California, Berkeley,
More informationIntroduction to JTAG / boundary scan-based testing for 3D integrated systems. (C) GOEPEL Electronics -
Introduction to JTAG / boundary scan-based testing for 3D integrated systems (C) 2011 - GOEPEL Electronics - www.goepelusa.com Who is GOEPEL? World Headquarters: GÖPEL electronic GmbH Göschwitzer Straße
More informationDesign for Testability
TDTS 01 Lecture 9 Design for Testability Zebo Peng Embedded Systems Laboratory IDA, Linköping University Lecture 9 The test problems Fault modeling Design for testability techniques Zebo Peng, IDA, LiTH
More informationCalifornia State University, Bakersfield Computer & Electrical Engineering & Computer Science ECE 3220: Digital Design with VHDL Laboratory 7
California State University, Bakersfield Computer & Electrical Engineering & Computer Science ECE 322: Digital Design with VHDL Laboratory 7 Rational: The purpose of this lab is to become familiar in using
More information2.6 Reset Design Strategy
2.6 Reset esign Strategy Many design issues must be considered before choosing a reset strategy for an ASIC design, such as whether to use synchronous or asynchronous resets, will every flipflop receive
More informationRegisters & Counters. Logic and Digital System Design - CS 303 Erkay Savaş Sabanci University
Registers & ounters Logic and igital System esign - S 33 Erkay Savaş Sabanci University Registers Registers like counters are clocked sequential circuits A register is a group of flip-flops Each flip-flop
More informationLaboratory Exercise 7
Laboratory Exercise 7 Finite State Machines This is an exercise in using finite state machines. Part I We wish to implement a finite state machine (FSM) that recognizes two specific sequences of applied
More informationTools to Debug Dead Boards
Tools to Debug Dead Boards Hardware Prototype Bring-up Ryan Jones Senior Application Engineer Corelis 1 Boundary-Scan Without Boundaries click to start the show Webinar Outline What is a Dead Board? Prototype
More informationLecture 17: Introduction to Design For Testability (DFT) & Manufacturing Test
Lecture 17: Introduction to Design For Testability (DFT) & Manufacturing Test Mark McDermott Electrical and Computer Engineering The University of Texas at Austin Agenda Introduction to testing Logical
More informationInstructions. Final Exam CPSC/ELEN 680 December 12, Name: UIN:
Final Exam CPSC/ELEN 680 December 12, 2005 Name: UIN: Instructions This exam is closed book. Provide brief but complete answers to the following questions in the space provided, using figures as necessary.
More informationCMOS Testing-2. Design for testability (DFT) Design and Test Flow: Old View Test was merely an afterthought. Specification. Design errors.
Design and test CMOS Testing- Design for testability (DFT) Scan design Built-in self-test IDDQ testing ECE 261 Krish Chakrabarty 1 Design and Test Flow: Old View Test was merely an afterthought Specification
More informationRensselaer Polytechnic Institute Computer Hardware Design ECSE Report. Lab Three Xilinx Richards Controller and Logic Analyzer Laboratory
RPI Rensselaer Polytechnic Institute Computer Hardware Design ECSE 4770 Report Lab Three Xilinx Richards Controller and Logic Analyzer Laboratory Name: Walter Dearing Group: Brad Stephenson David Bang
More informationECEN454 Digital Integrated Circuit Design. Sequential Circuits. Sequencing. Output depends on current inputs
ECEN454 igital Integrated Circuit esign Sequential Circuits ECEN 454 Combinational logic Sequencing Output depends on current inputs Sequential logic Output depends on current and previous inputs Requires
More informationOverview: Logic BIST
VLSI Design Verification and Testing Built-In Self-Test (BIST) - 2 Mohammad Tehranipoor Electrical and Computer Engineering University of Connecticut 23 April 2007 1 Overview: Logic BIST Motivation Built-in
More informationEngr354: Digital Logic Circuits
Engr354: igital Circuits Chapter 7 Sequential Elements r. Curtis Nelson Sequential Elements In this chapter you will learn about: circuits that can store information; Basic cells, latches, and flip-flops;
More informationBABAR IFR TDC Board (ITB): system design
BABAR IFR TDC Board (ITB): system design Version 1.1 12 december 1997 G. Crosetti, S. Minutoli, E. Robutti I.N.F.N. Genova 1. Introduction TDC readout of the IFR will be used during BABAR data taking to
More informationEET2411 DIGITAL ELECTRONICS
5-8 Clocked D Flip-FlopFlop One data input. The output changes to the value of the input at either the positive going or negative going clock trigger. May be implemented with a J-K FF by tying the J input
More informationRaspberry Pi debugging with JTAG
Arseny Kurnikov Aalto University December 13, 2013 Outline JTAG JTAG on RPi Linux kernel debugging JTAG Joint Test Action Group is a standard for a generic transport interface for integrated circuits.
More informationLec 24 Sequential Logic Revisited Sequential Circuit Design and Timing
Traversing igital esign EECS - Components and esign Techniques for igital Systems EECS wks 6 - Lec 24 Sequential Logic Revisited Sequential Circuit esign and Timing avid Culler Electrical Engineering and
More informationChapter 8 Design for Testability
電機系 Chapter 8 Design for Testability 測試導向設計技術 2 Outline Introduction Ad-Hoc Approaches Full Scan Partial Scan 3 Design For Testability Definition Design For Testability (DFT) refers to those design techniques
More informationSequential Logic Design CS 64: Computer Organization and Design Logic Lecture #14
Sequential Logic Design CS 64: Computer Organization and Design Logic Lecture #14 Ziad Matni Dept. of Computer Science, UCSB Administrative Only 2.5 weeks left!!!!!!!! OMG!!!!! Th. 5/24 Sequential Logic
More informationLaboratory 4. Figure 1: Serdes Transceiver
Laboratory 4 The purpose of this laboratory exercise is to design a digital Serdes In the first part of the lab, you will design all the required subblocks for the digital Serdes and simulate them In part
More informationUnit 8: Testability. Prof. Roopa Kulkarni, GIT, Belgaum. 29
Unit 8: Testability Objective: At the end of this unit we will be able to understand Design for testability (DFT) DFT methods for digital circuits: Ad-hoc methods Structured methods: Scan Level Sensitive
More informationfor Digital IC's Design-for-Test and Embedded Core Systems Alfred L. Crouch Prentice Hall PTR Upper Saddle River, NJ
Design-for-Test for Digital IC's and Embedded Core Systems Alfred L. Crouch Prentice Hall PTR Upper Saddle River, NJ 07458 www.phptr.com ISBN D-13-DflMfla7-l : Ml H Contents Preface Acknowledgments Introduction
More informationAdvanced Devices. Registers Counters Multiplexers Decoders Adders. CSC258 Lecture Slides Steve Engels, 2006 Slide 1 of 20
Advanced Devices Using a combination of gates and flip-flops, we can construct more sophisticated logical devices. These devices, while more complex, are still considered fundamental to basic logic design.
More informationFlip-flop and Registers
ECE 322 Digital Design with VHDL Flip-flop and Registers Lecture Textbook References n Sequential Logic Review Stephen Brown and Zvonko Vranesic, Fundamentals of Digital Logic with VHDL Design, 2 nd or
More informationTestability: Lecture 23 Design for Testability (DFT) Slide 1 of 43
Testability: Lecture 23 Design for Testability (DFT) Shaahin hi Hessabi Department of Computer Engineering Sharif University of Technology Adapted, with modifications, from lecture notes prepared p by
More informationChapter 2. Digital Circuits
Chapter 2. Digital Circuits Logic gates Flip-flops FF registers IC registers Data bus Encoders/Decoders Multiplexers Troubleshooting digital circuits Most contents of this chapter were covered in 88-217
More informationSimulation Mismatches Can Foul Up Test-Pattern Verification
1 of 5 12/17/2009 2:59 PM Technologies Design Hotspots Resources Shows Magazine ebooks & Whitepapers Jobs More... Click to view this week's ad screen [ D e s i g n V i e w / D e s i g n S o lu ti o n ]
More informationName Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers
EEE 304 Experiment No. 07 Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers Important: Submit your Prelab at the beginning of the lab. Prelab 1: Construct a S-R Latch and
More informationECE 25 Introduction to Digital Design. Chapter 5 Sequential Circuits ( ) Part 1 Storage Elements and Sequential Circuit Analysis
EE 25 Introduction to igital esign hapter 5 Sequential ircuits (5.1-5.4) Part 1 Storage Elements and Sequential ircuit Analysis Logic and omputer esign Fundamentals harles Kime & Thomas Kaminski 2008 Pearson
More informationDigital Fundamentals: A Systems Approach
Digital Fundamentals: A Systems Approach Counters Chapter 8 A System: Digital Clock Digital Clock: Counter Logic Diagram Digital Clock: Hours Counter & Decoders Finite State Machines Moore machine: One
More informationCprE 281: Digital Logic
CprE 281: igital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ Registers CprE 281: igital Logic Iowa State University, Ames, IA Copyright Alexander Stoytchev Administrative
More informationCSE140L: Components and Design Techniques for Digital Systems Lab. CPU design and PLDs. Tajana Simunic Rosing. Source: Vahid, Katz
CSE140L: Components and Design Techniques for Digital Systems Lab CPU design and PLDs Tajana Simunic Rosing Source: Vahid, Katz 1 Lab #3 due Lab #4 CPU design Today: CPU design - lab overview PLDs Updates
More informationUsing Test Access Standards Across The Product Lifecycle
Using Test Access Standards Across The Product Lifecycle Andrew Richardson A.Richardson@enablingMNT.co.uk 1 Outline Background & Previous Work Revision - Boundary Scan Extension to ijtag IEEE1687 ijtag
More informationRemote Diagnostics and Upgrades
Remote Diagnostics and Upgrades Tim Pender -Eastman Kodak Company 10/03/03 About this Presentation Motivation for Remote Diagnostics Reduce Field Maintenance costs Product needed to support 100 JTAG chains
More informationL12: Reconfigurable Logic Architectures
L12: Reconfigurable Logic Architectures Acknowledgements: Materials in this lecture are courtesy of the following sources and are used with permission. Frank Honore Prof. Randy Katz (Unified Microelectronics
More informationCprE 281: Digital Logic
CprE 281: igital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ Registers CprE 281: igital Logic Iowa State University, Ames, IA Copyright Alexander Stoytchev Administrative
More informationSystem IC Design: Timing Issues and DFT. Hung-Chih Chiang
Wireless Information Transmission System Lab. System IC esign: Timing Issues and FT Hung-Chih Chiang Institute of Communications Engineering National Sun Yat-sen University SoC Timing Issues Outline Timing
More informationSequential Digital Design. Laboratory Manual. Experiment #7. Counters
The Islamic University of Gaza Engineering Faculty Department of Computer Engineering Spring 2018 ECOM 2022 Khaleel I. Shaheen Sequential Digital Design Laboratory Manual Experiment #7 Counters Objectives
More informationFPGA Design. Part I - Hardware Components. Thomas Lenzi
FPGA Design Part I - Hardware Components Thomas Lenzi Approach We believe that having knowledge of the hardware components that compose an FPGA allow for better firmware design. Being able to visualise
More informationModule 8. Testing of Embedded System. Version 2 EE IIT, Kharagpur 1
Module 8 Testing of Embedded System Version 2 EE IIT, Kharagpur 1 Lesson 39 Design for Testability Version 2 EE IIT, Kharagpur 2 Instructional Objectives After going through this lesson the student would
More informationExperiment # 12. Traffic Light Controller
Experiment # 12 Traffic Light Controller Objectives Practice on the design of clocked sequential circuits. Applications of sequential circuits. Overview In this lab you are going to develop a Finite State
More informationComputer Systems Architecture
Computer Systems Architecture Fundamentals Of Digital Logic 1 Our Goal Understand Fundamentals and basics Concepts How computers work at the lowest level Avoid whenever possible Complexity Implementation
More informationSection 24. Programming and Diagnostics
Section 24. Programming and Diagnostics HIGHLIGHTS This section of the manual contains the following topics: 24.1 Introduction... 24-2 24.2 In-Circuit Serial Programming (ICSP )... 24-3 24.3 Enhanced ICSP...
More informationDepartment of Electrical and Computer Engineering University of Wisconsin Madison. Fall Final Examination CLOSED BOOK
Department of Electrical and Computer Engineering University of Wisconsin Madison Fall 2014-2015 Final Examination CLOSED BOOK Kewal K. Saluja Date: December 14, 2014 Place: Room 3418 Engineering Hall
More informationTMS320C6000: Board Design for JTAG
Application Report SPRA584C - April 2002 320C6000: Board Design for JTAG David Bell Scott Chen Digital Signal Processing Solutions ABSTRACT Designing a 320C6000 DSP board to utilize all of the functionality
More informationLaboratory Exercise 7
Laboratory Exercise 7 Finite State Machines This is an exercise in using finite state machines. Part I We wish to implement a finite state machine (FSM) that recognizes two specific sequences of applied
More informationMicroprocessor Design
Microprocessor Design Principles and Practices With VHDL Enoch O. Hwang Brooks / Cole 2004 To my wife and children Windy, Jonathan and Michelle Contents 1. Designing a Microprocessor... 2 1.1 Overview
More information0 0/1 0/1 0/1 0/1 0/1 0/1 0/1 0/1 1 1 Stop bits. 11-bit Serial Data format
Applications of Shift Registers The major application of a shift register is to convert between parallel and serial data. Shift registers are also used as keyboard encoders. The two applications of the
More informationSolution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,
Solution to Digital Logic -2067 Solution to digital logic 2067 1.)What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it, A Magnitude comparator is a combinational
More informationOther Flip-Flops. Lecture 27 1
Other Flip-Flops Other types of flip-flops can be constructed by using the D flip-flop and external logic. Two flip-flops less widely used in the design of digital systems are the JK and T flip-flops.
More informationPrototyping an ASIC with FPGAs. By Rafey Mahmud, FAE at Synplicity.
Prototyping an ASIC with FPGAs By Rafey Mahmud, FAE at Synplicity. With increased capacity of FPGAs and readily available off-the-shelf prototyping boards sporting multiple FPGAs, it has become feasible
More informationComputer Organization & Architecture Lecture #5
Computer Organization & Architecture Lecture #5 Shift Register A shift register is a register in which binary data can be stored and then shifted left or right when a shift signal is applied. Bits shifted
More informationCS8803: Advanced Digital Design for Embedded Hardware
Copyright 2, 23 M Ciletti 75 STORAGE ELEMENTS: R-S LATCH CS883: Advanced igital esign for Embedded Hardware Storage elements are used to store information in a binary format (e.g. state, data, address,
More informationL4: Sequential Building Blocks (Flip-flops, Latches and Registers)
L4: Sequential Building Blocks (Flip-flops, Latches and Registers) Acknowledgements: Lecture material adapted from R. Katz, G. Borriello, Contemporary Logic esign (second edition), Prentice-Hall/Pearson
More informationError connecting to the target: TMS320F28379D. 1 Error message on connecting the target.
Error connecting to the target: TMS320F28379D 1 Error message on connecting the target. [Start: Texas Instruments XDS100v2 USB Debug Probe] Execute the command: %ccs_base%/common/uscif/dbgjtag -f %boarddatafile%
More informationField Programmable Gate Arrays (FPGAs)
Field Programmable Gate Arrays (FPGAs) Introduction Simulations and prototyping have been a very important part of the electronics industry since a very long time now. Before heading in for the actual
More information