Tutorial Outline. Design Levels
|
|
- Francis Boone
- 6 years ago
- Views:
Transcription
1 Tutorial Outline 8:3-8:45 8:45-9:5 9:5-9:3 9:3-1:3 1:3-1:5 1:5-12:15 12:15-1:3 1:3-2:3 2:3-3:3 3:3-3:5 3:5-4:3 4:3-4:45 Introduction and motivation Sources of power in CMOS designs Power analysis tools and techniques Gate & functional unit design issues & techniques BREAK Architectural level issues and techniques LUNCH Low power memory system design Software level issues and techniques BREAK Software level issues and techniques, con t Future challenges ISCA Tutorial: Low Power Design Gate.1 Design Levels Abstraction Analysis Analysis Analysis Analysis Energy Level Capacity Accuracy Speed Resources Savings Most Worst Fastest Least Most Application Behavioral Architectural (RTL) Logic (Gate) Transistor (Circuit) Least Best Slowest Most Least ISCA Tutorial: Low Power Design Gate.2 1
2 Basic Principles of Low Power Design P = C L V DD2 f 1 + t sc V DD I peak f 1 + V DD I leakage Reduce switching (supply) voltage» quadratic effect -> dramatic savings» negative effect on performance Reduce capacitance Reduce switching frequency» switching activity» clock rate Reduce glitching Reduce short circuit currents (slope engineering) Reduce leakage currents ISCA Tutorial: Low Power Design Gate.3 Low Energy Gates: Transistor Sizing Use the smallest transistors that satisfy the delay constraints» slack time - difference between required time and arrival time of a signal at a gate output Positive slack - size down Negative slack - size up Make gates that toggle more frequently smaller Size for slope engineering to reduce short circuit currents ISCA Tutorial: Low Power Design Gate.4 2
3 Low Energy Gates: Transistor Pin Ordering Logically equivalent inputs may not have identical energy/delay characteristics B A Out C out To conserve energy (and improve speed), connect inputs so that most active input is nearest output C i Need to know signal statistics ISCA Tutorial: Low Power Design Gate.5 Low Energy Gates: Dynamic Gate Pin Ordering Dynamic gates exhibit higher switching activity (and add to clock load) but are fast SelA SelB SelC SelA SelB SelC!A!B!C A B C If A, B, and C have low signal probability ISCA Tutorial: Low Power Design Gate.6 3
4 Low Energy Gates: Gate Restructuring Logically equivalent CMOS gates may not have identical energy/delay characteristics ISCA Tutorial: Low Power Design Gate.7 Low Energy Gate Networks: Balanced Delay Paths Reduce glitching by balancing the delay path F 1 1 F2 2 F 1 1 F 3 F 2 1 F 3 Equalize lengths of timing paths through logic ISCA Tutorial: Low Power Design Gate.8 4
5 Low Energy Gate Networks: Network Restructuring Consider logic topology alternatives.5 A B.5 C.5 3/16 W D.5 7/64 X 15/256 F.5A.5B.5 C.5D 3/16 Y Z 3/16 15/256 F Chain implementation has a lower overall switching activity than the tree implementation Ignores glitching effects ISCA Tutorial: Low Power Design Gate.9 Network Restructuring, con t Logically equivalent gate networks may not have identical energy/delay characteristics F = ABCD Technology mapping delay area energy ISCA Tutorial: Low Power Design Gate.1 5
6 Low Energy Gate Networks: Network Input Ordering Input ordering.5 A B.2 (1-.5x.2)x(.5x.2)=.9 X C F.1.2 B C.1 (1-.2x.1)x(.2x.1)=.196 X A F.5 Beneficial to postpone the introduction of signals with a high transition rate (signals with signal probability close to.5) ISCA Tutorial: Low Power Design Gate.11 Dual Supply Voltages Use two V DD s (e.g., 2.5V and 1.5V)» use the higher supply for gates on the critical path» use the lower supply for gates off the critical path Reduces energy without a performance loss Cons» slight area penalty» increased design time» need level converters to interconnect gates on different supplies (to avoid static currents) ISCA Tutorial: Low Power Design Gate.12 6
7 Dual Threshold Voltages Use two V T s (e.g.,.6v and.3v for V DD = 2.5V)» use the lower threshold for gates on the critical path» use the higher threshold for gates off the critical path Improves performance without an increase in power Cons» increased fabrication complexity» increased design time» beware of increased leakage in low V T portion of the circuit - could end up with increased power! ISCA Tutorial: Low Power Design Gate.13 Functional Unit Energy Optimization Key processor core functional units» latches and (pipeline) registers» ALUs - adders, multipliers, barrel shifters» control logic (FSMs)» interconnect» multi-ported register file On-chip memories (ROMs, caches, SRAMs, edrams) MMU, TLB Clock generation and distribution Off-chip interconnect (pads) ISCA Tutorial: Low Power Design Gate.14 7
8 Flipflops and Pipeline Registers Consume a lot of energy because they are clocked every cycle» Clock energy (E c ) energy dissipated when the ff is clocked with stable data» Data energy (E d ) energy dissipated when the ff is clocked and the data has changed so that the ff changes state» Typically the data rate (f d ) is much lower than the clock rate (f c ) Also impacts clock energy since a large portion of clock energy is used to drive the sequential elements ISCA Tutorial: Low Power Design Gate.15 Power Consumption in Latches B D Q 1 % Power Data Clock Latch Data AF From Tiwari,, 1998 ISCA Tutorial: Low Power Design Gate.16 8
9 Some Typical CMOS FFs D Q D Q Static TG FF Dynamic C2MOS FF D Q D Q Dyn Precharged TSPC FF Dyn Non-Precharged TSPC FF ISCA Tutorial: Low Power Design Gate.17 FF Power Comparison Relative Power Consumption Latch Data AF TGFF C2MOS PTSPC NPTSPC From Svenson,, 1996 ISCA Tutorial: Low Power Design Gate.18 9
10 Energy Efficient Flipflops D GND V DD V DD V DD Q Q 16 transistor & B 4 clock loads each Power PC 63 FF B StrongArm SA11 FF 2 transistor 3 clock loads D B Q ISCA Tutorial: Low Power Design Gate.19 EDP of Some Low Power FFs EDPtot (fj) High Low Average HLFF SDFF PowerPC mc2mos SA11FF K6ETL From Stojanovic,, 1998 ISCA Tutorial: Low Power Design Gate.2 1
11 Self-Gating FF When ff input is equal to its output, suppress internal clocking to conserve energy» gating function is derived within the FF Φ Φ D Φ Φ Φ Φ Q Φ Φ Φ D Q Strict rules on when D can change wrt ISCA Tutorial: Low Power Design Gate.21 Power of Self-Gated FF Power dissipation 1 SG FF Reg FF 1 2 Data switching rate f d /f c From Reyes, 1996 ISCA Tutorial: Low Power Design Gate.22 11
12 Double Edge Triggered FF B B Loads data at both rising and falling clock edges D B Q B ISCA Tutorial: Low Power Design Gate.23 Advantages DETFF Pros and Cons» Clock frequency can be halved to achieve the same computational throughput: P d =.84P s» Also get a 2X energy savings in the clock network Disadvantages» About 15% larger in transistor count» Maximum operating frequency less» Strict requirements on clock skew» Requires a strict 5% duty cycle» Larger clock load ISCA Tutorial: Low Power Design Gate.24 12
13 Adders (Subtractors) synchronous word parallel adders ripple carry adders (RCA) T = O(n), A = O(n) carry prop min adders signed-digit fast carry prop residue adders adders adders T = O(1), A = O(n) Manchester carry carry conditional carry carry chain select lookahead sum skip T = O(n), A = O(n) T = O(log n) A = O(n log n) T = O(n**1/2), A = O(n) ISCA Tutorial: Low Power Design Gate.25 PDP of Different Adders RCA MCCA CSkA VSkA CSlA CLA BKA ELMA 8 bits 16 bits 32 bits 48 bits 64 bits From Nagendra,, 1996 ISCA Tutorial: Low Power Design Gate.26 13
14 Parallel Prefix Computation T = log 2 n - 1 A = 2log 2 n T = log 2 n Brent-Kung (CLA) Adder g 15 p 15 g 14 p 14 g 13 p 13 g 12 p 12 g 11 p 11 g 1 p 1 g 9 p 9 g 8 p 8 g 7 p 7 g 6 p 6 g 5 p 5 g 4 p 4 g 3 p 3 g 2 p 2 g 1 p 1 g p c 16 c 15 c 14 c 13 c 12 c 11 c 1 c 9 c 8 c 7 c 6 c 5 c 4 c 3 c 2 c 1 A = n/2 ISCA Tutorial: Low Power Design Gate.27 BK and ELM Adder Optimization 2 15 EDP (pj) 1 5 BK Classic BK Hybrid ELM Classic ELM Hybrid Number of bits ISCA Tutorial: Low Power Design Gate.28 14
15 Parallel Multipliers Form partial product array in parallel and add it in parallel» can use multiplier recoding to reduce the high of the partial produce array by half» recoding may cost more energy than it saves!» use delay balancing to reduce glitching Array multipliers (regularity) Pipelined multipliers (higher throughput, longer latency, less glitching but adds to clock load) ISCA Tutorial: Low Power Design Gate.29 multiple forming circuits Parallel Multiplier Structure D D Q ( ier) D D ( icand) partial product array reduction tree fast CPA muxes + tree reduction (log n) + CPA P (product) ISCA Tutorial: Low Power Design Gate.3 15
16 PP Array Reduction Process icand (4,2) counter ier partial product array reduced partial product array to CPA ISCA Tutorial: Low Power Design Gate.31 (4,2) Counters Built out of (3,2) counters (FA s) (3,2) (3,2) (3,2) (3,2) (3,2) (3,2) Tiles with neighboring (4,2) counters Can use delay balancing in cell design and interconnect to reduce glitching ISCA Tutorial: Low Power Design Gate.32 16
17 PP Array Reduction Tree Structure multiple generators multiplicand... (4,2) counter slices 2 (4,2) counter slices (4,2) counter slices multiple selection signals ( ier) CPA ISCA Tutorial: Low Power Design Gate.33 Glitch Reduction by Pipelining Glitches are dependent on the logic depth of the circuit Nodes logically deeper are more prone to glitching» arrival times of the gate inputs are more spread due to delay imbalances» usually affected by more primary input switching Reduce depth by adding pipeline registers ISCA Tutorial: Low Power Design Gate.34 17
18 multiple forming circuits Pipelined Parallel Multiplier D D Q ( ier) D D ( icand) partial product array reduction tree helps to reduce glitching but adds to the clock load fast CPA P (product) clk ISCA Tutorial: Low Power Design Gate.35 CSA Array Multiplier q 3 q 2 q 1 q M 3 M 2 M 1 M d q j carry sum in input M 13 M 12 M 11 M 1 p d 1 d i M 23 M 22 M 21 M 2 p 1 d 2 CSA p 7 M 33 p 6 M 32 p 5 M 31 p 4 M 3 p 3 p 2 d 3 carry out sum output Longest delay path n + n - 1 = 2n - 1 ISCA Tutorial: Low Power Design Gate.36 18
19 Multiplier Cell Structure B j 2D sum input 1D A i add delay elements to minimize glitching carry out full adder carry in ISCA Tutorial: Low Power Design Gate.37 Pipelined CSA Array Multiplier clk q 3 q 2 q 1 q M 3 M 2 M 1 M d p M 13 M 12 M 11 M 1 d 1 M 23 M 22 M 21 M 2 p 1 d 2 M 33 M 32 M 31 M 3 p 2 d 3 p 3 M 43 M 42 M 41 p 4 M 53 M 52 p 5 M 63 p 6 ISCA Tutorial: Low Power Design Gate.38 p7 19
20 Barrel Shifters Average Power (mw) 5 1 log PT Array PT log static log dynamic Delay (ns) log PT Array PT log static log dynamic Influence of architecture: Logarithmic, Array and Gate types: Pass Transistor, Dynamic/Static Mux From Acken,, 1996 ISCA Tutorial: Low Power Design Gate.39 Control Unit Design Inputs Combinational Logic Outputs State FFs State Encoding One of most important factors determining area, speed, and energy of resulting control logic / n! different possible encodings (n states) / 11 1/X 1 1/X,1/1 ISCA Tutorial: Low Power Design Gate.4 2
21 Energy State Encoding Heuristic Area driven -> try to reduce the distance in Boolean n-space between related states Energy driven -> try to minimize number of bit transitions in the state register» fewer transitions in state register» fewer transitions propagated to combinational logic probability that a transition will occur (sum of all edges equals unity) ISCA Tutorial: Low Power Design Gate.41 Caveat Lowest E[M] may not be lowest in energy it could require more gates and/or signal transitions in the combinational logic Experiments show that the area and energy dissipation of a state machine are correlated when the state encoding is varied ISCA Tutorial: Low Power Design Gate.42 21
22 Power State Encoding Effects Area From Yeap,, 1997 ISCA Tutorial: Low Power Design Gate.43 Practical Considerations Balance area-energy by forced encoding of only a subset of states that span the high probability edges» leave assignment of remaining states to the logic synthesis system for area optimization» fortunately, in practice, most state machines have this characteristic Unlike area encoding, energy encoding requires knowledge of probabilities of state transitions and input signals ISCA Tutorial: Low Power Design Gate.44 22
23 A Low Power Processor Core Example ISCA Tutorial: Low Power Design Gate.45 M CORE Architecture GP reg file (32bitx16) X port Alt reg file (32bitx16) Y port Control reg file (32bitx13) Scale Immed PC increment Branch adder Address bus Sign ext Barrel shift, FF1 Instr pipeline ALU, priority encode, detect Instr decoder Writeback bus H/W acc bus Data bus ISCA Tutorial: Low Power Design Gate.46 23
24 M CORE Power Distribution 28% 36% 5% 9% 36% Datapath Clock Control 6% 7% 8% 9% 14% 42% Reg File Addr/Data Bus Inst Reg Barrel Shifter X MUX Y MUX Addr Gen Other ISCA Tutorial: Low Power Design Gate.47 Key References Hossain, Low power design using double edge triggered flipflop, IEEE Trans. on VLSI Systems, 2(2): , Motorola, M CORE Architecture microrisc Engine, MCORE 1/D, Mutsunori, Low power design method using multiple supply voltages, SLPED, Rabaey, Digital Integrated Circuits, Prentice-Hall, Reyes, Low Power FF Circuit and Method Thereof, Patent No 5,498,988, Roy, Power analysis and design at the system level, Low Power Design in Deep Submicron Electronics, Nebel and Mermet, Ed., Kluwer, Sakuta, Delay balanced multipliers for low power, SLPE, Scott, Designing the Low-Power M CORE Architecture, Proc. Inter. Symp. Computer Architecture Power Driven Microarchitecture Workshop, June Stojanovic, A unified approach in the analysis of latches and FFs for low power systems, ISLPED, Tiwari, Reducing power in high-performance microprocessors, DAC, Yeap, CPU controller optimization for HDL logic synthesis, CICC, Yeap, Practical Low Power Digital VLSI Design, KAP, ISCA Tutorial: Low Power Design Gate.48 24
Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath
Objectives Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath In the previous chapters we have studied how to develop a specification from a given application, and
More informationLecture 26: Multipliers. Final presentations May 8, 1-5pm, BWRC Final reports due May 7 Final exam, Monday, May :30pm, 241 Cory
EE241 - Spring 2008 Advanced Digital Integrated Circuits Lecture 26: Multipliers Latches Announcements Homework 5 Due today Wrapping-up the class: Final presentations May 8, 1-5pm, BWRC Final reports due
More informationEEC 118 Lecture #9: Sequential Logic. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #9: Sequential Logic Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Outline Review: Static CMOS Logic Finish Static CMOS transient analysis Sequential
More informationII. ANALYSIS I. INTRODUCTION
Characterizing Dynamic and Leakage Power Behavior in Flip-Flops R. Ramanarayanan, N. Vijaykrishnan and M. J. Irwin Dept. of Computer Science and Engineering Pennsylvania State University, PA 1682 Abstract
More informationHIGH PERFORMANCE AND LOW POWER ASYNCHRONOUS DATA SAMPLING WITH POWER GATED DOUBLE EDGE TRIGGERED FLIP-FLOP
HIGH PERFORMANCE AND LOW POWER ASYNCHRONOUS DATA SAMPLING WITH POWER GATED DOUBLE EDGE TRIGGERED FLIP-FLOP 1 R.Ramya, 2 C.Hamsaveni 1,2 PG Scholar, Department of ECE, Hindusthan Institute Of Technology,
More informationArea Efficient Pulsed Clock Generator Using Pulsed Latch Shift Register
International Journal for Modern Trends in Science and Technology Volume: 02, Issue No: 10, October 2016 http://www.ijmtst.com ISSN: 2455-3778 Area Efficient Pulsed Clock Generator Using Pulsed Latch Shift
More informationproblem maximum score 1 28pts 2 10pts 3 10pts 4 15pts 5 14pts 6 12pts 7 11pts total 100pts
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Sciences EECS150 J. Wawrzynek Spring 2002 4/5/02 Midterm Exam II Name: Solutions ID number:
More informationISSCC 2003 / SESSION 19 / PROCESSOR BUILDING BLOCKS / PAPER 19.5
ISSCC 2003 / SESSION 19 / PROCESSOR BUILDING BLOCKS / PAPER 19.5 19.5 A Clock Skew Absorbing Flip-Flop Nikola Nedovic 1,2, Vojin G. Oklobdzija 2, William W. Walker 1 1 Fujitsu Laboratories of America,
More informationLow Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur
Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture No. # 29 Minimizing Switched Capacitance-III. (Refer
More informationLow Power Design: From Soup to Nuts. Tutorial Outline
Low Power Design: From Soup to Nuts Mary Jane Irwin and Vijay Narayanan Dept of CSE, Microsystems Design Lab Penn State University (www.cse.psu.edu/~mdl) ISCA Tutorial: Low Power Design Introduction.1
More informationHigh Performance Dynamic Hybrid Flip-Flop For Pipeline Stages with Methodical Implanted Logic
High Performance Dynamic Hybrid Flip-Flop For Pipeline Stages with Methodical Implanted Logic K.Vajida Tabasum, K.Chandra Shekhar Abstract-In this paper we introduce a new high performance dynamic hybrid
More informationVLSI Design: 3) Explain the various MOSFET Capacitances & their significance. 4) Draw a CMOS Inverter. Explain its transfer characteristics
1) Explain why & how a MOSFET works VLSI Design: 2) Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes (a) with increasing Vgs (b) with increasing transistor width (c) considering Channel
More information12-bit Wallace Tree Multiplier CMPEN 411 Final Report Matthew Poremba 5/1/2009
12-bit Wallace Tree Multiplier CMPEN 411 Final Report Matthew Poremba 5/1/2009 Project Overview This project was originally titled Fast Fourier Transform Unit, but due to space and time constraints, the
More informationDESIGN OF DOUBLE PULSE TRIGGERED FLIP-FLOP BASED ON SIGNAL FEED THROUGH SCHEME
Scientific Journal Impact Factor (SJIF): 1.711 e-issn: 2349-9745 p-issn: 2393-8161 International Journal of Modern Trends in Engineering and Research www.ijmter.com DESIGN OF DOUBLE PULSE TRIGGERED FLIP-FLOP
More informationCHAPTER 6 ASYNCHRONOUS QUASI DELAY INSENSITIVE TEMPLATES (QDI) BASED VITERBI DECODER
80 CHAPTER 6 ASYNCHRONOUS QUASI DELAY INSENSITIVE TEMPLATES (QDI) BASED VITERBI DECODER 6.1 INTRODUCTION Asynchronous designs are increasingly used to counter the disadvantages of synchronous designs.
More informationPOWER OPTIMIZED CLOCK GATED ALU FOR LOW POWER PROCESSOR DESIGN
POWER OPTIMIZED CLOCK GATED ALU FOR LOW POWER PROCESSOR DESIGN 1 L.RAJA, 2 Dr.K.THANUSHKODI 1 Prof., Department of Electronics and Communication Engineeering, Angel College of Engineering and Technology,
More informationECE321 Electronics I
ECE321 Electronics I Lecture 25: Sequential Logic: Flip-flop Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Tuesday 2:00-3:00PM or by appointment E-mail: pzarkesh.unm.edu Slide: 1 Review of Last
More informationA NOVEL APPROACH TO ACHIEVE HIGH SPEED LOW-POWER HYBRID FLIP-FLOP
A NOVEL APPROACH TO ACHIEVE HIGH SPEED LOW-POWER HYBRID FLIP-FLOP R.Ramya 1, P.Pavithra 2, T. Marutharaj 3 1, 2 PG Scholar, 3 Assistant Professor Theni Kammavar Sangam College of Technology, Theni, Tamil
More informationOn the Rules of Low-Power Design
On the Rules of Low-Power Design (and How to Break Them) Prof. Todd Austin Advanced Computer Architecture Lab University of Michigan austin@umich.edu Once upon a time 1 Rules of Low-Power Design P = acv
More informationImplementation of Low Power and Area Efficient Carry Select Adder
International Journal of Engineering Science Invention ISSN (Online): 2319 6734, ISSN (Print): 2319 6726 Volume 3 Issue 8 ǁ August 2014 ǁ PP.36-48 Implementation of Low Power and Area Efficient Carry Select
More informationMicroprocessor Design
Microprocessor Design Principles and Practices With VHDL Enoch O. Hwang Brooks / Cole 2004 To my wife and children Windy, Jonathan and Michelle Contents 1. Designing a Microprocessor... 2 1.1 Overview
More informationDesign of a Low Power and Area Efficient Flip Flop With Embedded Logic Module
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 10, Issue 6, Ver. II (Nov - Dec.2015), PP 40-50 www.iosrjournals.org Design of a Low Power
More informationEE-382M VLSI II FLIP-FLOPS
EE-382M VLSI II FLIP-FLOPS Gian Gerosa, Intel Fall 2008 EE 382M Class Notes Page # 1 / 31 OUTLINE Trends LATCH Operation FLOP Timing Diagrams & Characterization Transfer-Gate Master-Slave FLIP-FLOP Merged
More informationAN EFFICIENT DOUBLE EDGE TRIGGERING FLIP FLOP (MDETFF)
AN EFFICIENT DOUBLE EDGE TRIGGERING FLIP FLOP (MDETFF) S.Santhoshkumar, L.Saranya 2 (UG Scholar, Dept.of.ECE, Christ the king Engineering college, Tamilnadu, India, santhosh29ece@gmail.com) 2 (Asst. Professor,
More informationWINTER 15 EXAMINATION Model Answer
Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate
More informationTutorial Outline. Typical Memory Hierarchy
Tutorial Outline 8:30-8:45 8:45-9:05 9:05-9:30 9:30-10:30 10:30-10:50 10:50-12:15 12:15-1:30 1:30-2:30 2:30-3:30 3:30-3:50 3:50-4:30 4:30-4:45 Introduction and motivation Sources of power in CMOS designs
More informationHigh Performance Carry Chains for FPGAs
High Performance Carry Chains for FPGAs Matthew M. Hosler Department of Electrical and Computer Engineering Northwestern University Abstract Carry chains are an important consideration for most computations,
More informationAn optimized implementation of 128 bit carry select adder using binary to excess-one converter for delay reduction and area efficiency
Journal From the SelectedWorks of Journal December, 2014 An optimized implementation of 128 bit carry select adder using binary to excess-one converter for delay reduction and area efficiency P. Manga
More information128 BIT CARRY SELECT ADDER USING BINARY TO EXCESS-ONE CONVERTER FOR DELAY REDUCTION AND AREA EFFICIENCY
128 BIT CARRY SELECT ADDER USING BINARY TO EXCESS-ONE CONVERTER FOR DELAY REDUCTION AND AREA EFFICIENCY 1 Mrs.K.K. Varalaxmi, M.Tech, Assoc. Professor, ECE Department, 1varuhello@Gmail.Com 2 Shaik Shamshad
More informationA Low-Power CMOS Flip-Flop for High Performance Processors
A Low-Power CMOS Flip-Flop for High Performance Processors Preetisudha Meher, Kamala Kanta Mahapatra Dept. of Electronics and Telecommunication National Institute of Technology Rourkela, India Preetisudha1@gmail.com,
More informationFigure.1 Clock signal II. SYSTEM ANALYSIS
International Journal of Advances in Engineering, 2015, 1(4), 518-522 ISSN: 2394-9260 (printed version); ISSN: 2394-9279 (online version); url:http://www.ijae.in RESEARCH ARTICLE Multi bit Flip-Flop Grouping
More informationImprove Performance of Low-Power Clock Branch Sharing Double-Edge Triggered Flip-Flop
Sumant Kumar et al. 2016, Volume 4 Issue 1 ISSN (Online): 2348-4098 ISSN (Print): 2395-4752 International Journal of Science, Engineering and Technology An Open Access Journal Improve Performance of Low-Power
More informationComparative study on low-power high-performance standard-cell flip-flops
Comparative study on low-power high-performance standard-cell flip-flops S. Tahmasbi Oskuii, A. Alvandpour Electronic Devices, Linköping University, Linköping, Sweden ABSTRACT This paper explores the energy-delay
More informationResearch Article Design and Implementation of High Speed and Low Power Modified Square Root Carry Select Adder (MSQRTCSLA)
Research Journal of Applied Sciences, Engineering and Technology 12(1): 43-51, 2016 DOI:10.19026/rjaset.12.2302 ISSN: 2040-7459; e-issn: 2040-7467 2016 Maxwell Scientific Publication Corp. Submitted: August
More informationDual Edge Adaptive Pulse Triggered Flip-Flop for a High Speed and Low Power Applications
International Journal of Scientific and Research Publications, Volume 5, Issue 10, October 2015 1 Dual Edge Adaptive Pulse Triggered Flip-Flop for a High Speed and Low Power Applications S. Harish*, Dr.
More informationA NOVEL DESIGN OF COUNTER USING TSPC D FLIP-FLOP FOR HIGH PERFORMANCE AND LOW POWER VLSI DESIGN APPLICATIONS USING 45NM CMOS TECHNOLOGY
A NOVEL DESIGN OF COUNTER USING TSPC D FLIP-FLOP FOR HIGH PERFORMANCE AND LOW POWER VLSI DESIGN APPLICATIONS USING 45NM CMOS TECHNOLOGY Ms. Chaitali V. Matey 1, Ms. Shraddha K. Mendhe 2, Mr. Sandip A.
More informationComputer Architecture and Organization
A-1 Appendix A - Digital Logic Computer Architecture and Organization Miles Murdocca and Vincent Heuring Appendix A Digital Logic A-2 Appendix A - Digital Logic Chapter Contents A.1 Introduction A.2 Combinational
More informationSequencing. Lan-Da Van ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall,
Sequencing ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2013 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Outlines Introduction Sequencing
More informationAsynchronous Data Sampling Within Clock-Gated Double Edge-Triggered Flip-Flops
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 4, Issue. 4, April 2015,
More informationRegister Transfer Level (RTL) Design Cont.
CSE4: Components and Design Techniques for Digital Systems Register Transfer Level (RTL) Design Cont. Tajana Simunic Rosing Where we are now What we are covering today: RTL design examples, RTL critical
More informationEL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP. Due İLKER KALYONCU, 10043
EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP Due 16.05. İLKER KALYONCU, 10043 1. INTRODUCTION: In this project we are going to design a CMOS positive edge triggered master-slave
More informationEE241 - Spring 2007 Advanced Digital Integrated Circuits. Announcements
EE241 - Spring 2007 Advanced igital Integrated Circuits Lecture 24: Advanced Flip-Flops Synchronization Announcements Homework 5 due on 4/26 Final exam on May 8 in class Project presentations on May 3,
More informationLoad-Sensitive Flip-Flop Characterization
Appears in IEEE Workshop on VLSI, Orlando, Florida, April Load-Sensitive Flip-Flop Characterization Seongmoo Heo and Krste Asanović Massachusetts Institute of Technology Laboratory for Computer Science
More informationAdvanced Devices. Registers Counters Multiplexers Decoders Adders. CSC258 Lecture Slides Steve Engels, 2006 Slide 1 of 20
Advanced Devices Using a combination of gates and flip-flops, we can construct more sophisticated logical devices. These devices, while more complex, are still considered fundamental to basic logic design.
More informationChapter 3 Unit Combinational
EE 200: Digital Logic Circuit Design Dr Radwan E Abdel-Aal, COE Logic and Computer Design Fundamentals Chapter 3 Unit Combinational 5 Registers Logic and Design Counters Part Implementation Technology
More informationA Unified Approach in the Analysis of Latches and Flip-Flops for Low-Power Systems
A Unified Approach in the Analysis of Latches and Flip-Flops for Low-Power Systems Vladimir Stojanovic University of Belgrade, Yugoslavia Bulevar Revolucije 73.Beograd, Yugoslavia +38 3 336 sv793d@kiklop.etf.bg.ac.yu
More informationA Modified Static Contention Free Single Phase Clocked Flip-flop Design for Low Power Applications
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.8, NO.5, OCTOBER, 08 ISSN(Print) 598-657 https://doi.org/57/jsts.08.8.5.640 ISSN(Online) -4866 A Modified Static Contention Free Single Phase Clocked
More informationUse of Low Power DET Address Pointer Circuit for FIFO Memory Design
International Journal of Education and Science Research Review Use of Low Power DET Address Pointer Circuit for FIFO Memory Design Harpreet M.Tech Scholar PPIMT Hisar Supriya Bhutani Assistant Professor
More informationNew Single Edge Triggered Flip-Flop Design with Improved Power and Power Delay Product for Low Data Activity Applications
American-Eurasian Journal of Scientific Research 8 (1): 31-37, 013 ISSN 1818-6785 IDOSI Publications, 013 DOI: 10.589/idosi.aejsr.013.8.1.8366 New Single Edge Triggered Flip-Flop Design with Improved Power
More informationInternational Journal of Emerging Technologies in Computational and Applied Sciences (IJETCAS)
International Association of Scientific Innovation and Research (IASIR) (An Association Unifying the Sciences, Engineering, and Applied Research) International Journal of Emerging Technologies in Computational
More informationAn FPGA Implementation of Shift Register Using Pulsed Latches
An FPGA Implementation of Shift Register Using Pulsed Latches Shiny Panimalar.S, T.Nisha Priscilla, Associate Professor, Department of ECE, MAMCET, Tiruchirappalli, India PG Scholar, Department of ECE,
More informationCS/ECE 250: Computer Architecture. Basics of Logic Design: ALU, Storage, Tristate. Benjamin Lee
CS/ECE 25: Computer Architecture Basics of Logic esign: ALU, Storage, Tristate Benjamin Lee Slides based on those from Alvin Lebeck, aniel, Andrew Hilton, Amir Roth, Gershon Kedem Homework #3 ue Mar 7,
More informationLow-Power and Area-Efficient Shift Register Using Pulsed Latches
Low-Power and Area-Efficient Shift Register Using Pulsed Latches G.Sunitha M.Tech, TKR CET. P.Venkatlavanya, M.Tech Associate Professor, TKR CET. Abstract: This paper proposes a low-power and area-efficient
More informationImplementation and Analysis of Area Efficient Architectures for CSLA by using CLA
Volume-6, Issue-3, May-June 2016 International Journal of Engineering and Management Research Page Number: 753-757 Implementation and Analysis of Area Efficient Architectures for CSLA by using CLA Anshu
More informationSection 6.8 Synthesis of Sequential Logic Page 1 of 8
Section 6.8 Synthesis of Sequential Logic Page of 8 6.8 Synthesis of Sequential Logic Steps:. Given a description (usually in words), develop the state diagram. 2. Convert the state diagram to a next-state
More informationSolution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,
Solution to Digital Logic -2067 Solution to digital logic 2067 1.)What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it, A Magnitude comparator is a combinational
More informationSequential Logic. References:
Sequential Logic Reerences: Adapted rom: Digital Integrated Circuits: A Design Perspective, J. Rabaey UCB Principles o CMOS VLSI Design: A Systems Perspective, 2nd Ed., N. H. E. Weste and K. Eshraghian
More informationTopic 8. Sequential Circuits 1
Topic 8 Sequential Circuits 1 Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Rabaey Chapter 7 URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk 1 Based on
More informationP.Akila 1. P a g e 60
Designing Clock System Using Power Optimization Techniques in Flipflop P.Akila 1 Assistant Professor-I 2 Department of Electronics and Communication Engineering PSR Rengasamy college of engineering for
More informationEfficient Architecture for Flexible Prescaler Using Multimodulo Prescaler
Efficient Architecture for Flexible Using Multimodulo G SWETHA, S YUVARAJ Abstract This paper, An Efficient Architecture for Flexible Using Multimodulo is an architecture which is designed from the proposed
More informationDesign And Analysis of Clocked Subsystem Elements Using Leakage Reduction Technique
Design And Analysis of Clocked Subsystem Elements Using Leakage Reduction Technique Sanjay Singh, S.K. Singh, Mahesh Kumar Singh, Raj Kumar Sagar Abstract As the density and operating speed of CMOS VLSI
More informationECE 263 Digital Systems, Fall 2015
ECE 263 Digital Systems, Fall 2015 REVIEW: FINALS MEMORY ROM, PROM, EPROM, EEPROM, FLASH RAM, DRAM, SRAM Design of a memory cell 1. Draw circuits and write 2 differences and 2 similarities between DRAM
More informationModeling and designing of Sense Amplifier based Flip-Flop using Cadence tool at 45nm
Modeling and designing of Sense Amplifier based Flip-Flop using Cadence tool at 45nm Akhilesh Tiwari1 and Shyam Akashe2 1Research Scholar, ITM University, Gwalior, India antrixman75@gmail.com 2Associate
More informationAN EFFICIENT LOW POWER DESIGN FOR ASYNCHRONOUS DATA SAMPLING IN DOUBLE EDGE TRIGGERED FLIP-FLOPS
AN EFFICIENT LOW POWER DESIGN FOR ASYNCHRONOUS DATA SAMPLING IN DOUBLE EDGE TRIGGERED FLIP-FLOPS NINU ABRAHAM 1, VINOJ P.G 2 1 P.G Student [VLSI & ES], SCMS School of Engineering & Technology, Cochin,
More informationdata and is used in digital networks and storage devices. CRC s are easy to implement in binary
Introduction Cyclic redundancy check (CRC) is an error detecting code designed to detect changes in transmitted data and is used in digital networks and storage devices. CRC s are easy to implement in
More informationDIGITAL ELECTRONICS MCQs
DIGITAL ELECTRONICS MCQs 1. A 8-bit serial in / parallel out shift register contains the value 8, clock signal(s) will be required to shift the value completely out of the register. A. 1 B. 2 C. 4 D. 8
More informationCSE115: Digital Design Lecture 23: Latches & Flip-Flops
Faculty of Engineering CSE115: Digital Design Lecture 23: Latches & Flip-Flops Sections 7.1-7.2 Suggested Reading A Generic Digital Processor Building Blocks for Digital Architectures INPUT - OUTPUT Interconnect:
More informationRECENT advances in mobile computing and multimedia
348 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 2, FEBRUARY 2004 Computation Sharing Programmable FIR Filter for Low-Power and High-Performance Applications Jongsun Park, Woopyo Jeong, Hamid Mahmoodi-Meimand,
More informationSlide Set 6. for ENCM 369 Winter 2018 Section 01. Steve Norman, PhD, PEng
Slide Set 6 for ENCM 369 Winter 2018 Section 01 Steve Norman, PhD, PEng Electrical & Computer Engineering Schulich School of Engineering University of Calgary February 2018 ENCM 369 Winter 2018 Section
More informationModeling Digital Systems with Verilog
Modeling Digital Systems with Verilog Prof. Chien-Nan Liu TEL: 03-4227151 ext:34534 Email: jimmy@ee.ncu.edu.tw 6-1 Composition of Digital Systems Most digital systems can be partitioned into two types
More informationPower Optimization by Using Multi-Bit Flip-Flops
Volume-4, Issue-5, October-2014, ISSN No.: 2250-0758 International Journal of Engineering and Management Research Page Number: 194-198 Power Optimization by Using Multi-Bit Flip-Flops D. Hazinayab 1, K.
More informationHigh performance and Low power FIR Filter Design Based on Sharing Multiplication
High performance and Low power FIR Filter esign Based on Sharing Multiplication Jongsun Park, Woopyo Jeong, Hunsoo Choo, Hamid Mahmoodi-Meimand, Yongtao Wang, Kaushik Roy School of Electrical and Computer
More informationAn Efficient Power Saving Latch Based Flip- Flop Design for Low Power Applications
An Efficient Power Saving Latch Based Flip- Flop Design for Low Power Applications N.KIRAN 1, K.AMARNATH 2 1 P.G Student, VRS & YRN College of Engineering & Technology, Vodarevu Road, Chirala 2 HOD & Professor,
More informationCombining Dual-Supply, Dual-Threshold and Transistor Sizing for Power Reduction
Combining Dual-Supply, Dual-Threshold and Transistor Sizing for Reduction Stephanie Augsburger 1, Borivoje Nikolić 2 1 Intel Corporation, Enterprise Processors Division, Santa Clara, CA, USA. 2 Department
More informationCS 110 Computer Architecture. Finite State Machines, Functional Units. Instructor: Sören Schwertfeger.
CS 110 Computer Architecture Finite State Machines, Functional Units Instructor: Sören Schwertfeger http://shtech.org/courses/ca/ School of Information Science and Technology SIST ShanghaiTech University
More informationTestability: Lecture 23 Design for Testability (DFT) Slide 1 of 43
Testability: Lecture 23 Design for Testability (DFT) Shaahin hi Hessabi Department of Computer Engineering Sharif University of Technology Adapted, with modifications, from lecture notes prepared p by
More informationREDUCING DYNAMIC POWER BY PULSED LATCH AND MULTIPLE PULSE GENERATOR IN CLOCKTREE
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 3, Issue. 5, May 2014, pg.210
More informationDesign of a Low Power Four-Bit Binary Counter Using Enhancement Type Mosfet
Design of a Low Power Four-Bit Binary Counter Using Enhancement Type Mosfet Praween Sinha Department of Electronics & Communication Engineering Maharaja Agrasen Institute Of Technology, Rohini sector -22,
More informationReconfigurable Architectures. Greg Stitt ECE Department University of Florida
Reconfigurable Architectures Greg Stitt ECE Department University of Florida How can hardware be reconfigurable? Problem: Can t change fabricated chip ASICs are fixed Solution: Create components that can
More informationK.T. Tim Cheng 07_dft, v Testability
K.T. Tim Cheng 07_dft, v1.0 1 Testability Is concept that deals with costs associated with testing. Increase testability of a circuit Some test cost is being reduced Test application time Test generation
More informationInternational Journal of Engineering Research in Electronics and Communication Engineering (IJERECE) Vol 1, Issue 6, June 2015 I.
Low Power Dual Dynamic Node Pulsed Hybrid Flip-Flop Using Power Gating Techniques [1] Shaik Abdul Khadar, [2] P.Hareesh, [1] PG scholar VLSI Design Dept of E.C.E., Sir C R Reddy College of Engineering
More informationMASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Science
MASSACHUSETTS INSTITUTE OF TECHNOLOGY epartment of Electrical Engineering and Computer Science 6.374: Analysis and esign of igital Integrated Circuits Problem Set # 5 Fall 2003 Issued: 10/28/03 ue: 11/12/03
More informationLow Power and Reduce Area Dual Edge Pulse Triggered Flip-Flop Based on Signal Feed-Through Scheme
Low Power and Reduce Area Dual Edge Pulse Triggered Flip-Flop Based on Signal Feed-Through Scheme Ch.Sreedhar 1, K Mariya Priyadarshini 2. Abstract: Flip-flops are the basic storage elements used extensively
More informationThe main design objective in adder design are area, speed and power. Carry Select Adder (CSLA) is one of the fastest
ISSN: 0975-766X CODEN: IJPTFI Available Online through Research Article www.ijptonline.com IMPLEMENTATION OF FAST SQUARE ROOT SELECT WITH LOW POWER CONSUMPTION V.Elanangai*, Dr. K.Vasanth Department of
More informationAbstract 1. INTRODUCTION. Cheekati Sirisha, IJECS Volume 05 Issue 10 Oct., 2016 Page No Page 18532
www.ijecs.in International Journal Of Engineering And Computer Science ISSN: 2319-7242 Volume 5 Issue 10 Oct. 2016, Page No. 18532-18540 Pulsed Latches Methodology to Attain Reduced Power and Area Based
More informationTiming Error Detection: An Adaptive Scheme To Combat Variability EE241 Final Report Nathan Narevsky and Richard Ott {nnarevsky,
Timing Error Detection: An Adaptive Scheme To Combat Variability EE241 Final Report Nathan Narevsky and Richard Ott {nnarevsky, tomott}@berkeley.edu Abstract With the reduction of feature sizes, more sources
More informationCOE328 Course Outline. Fall 2007
COE28 Course Outline Fall 2007 1 Objectives This course covers the basics of digital logic circuits and design. Through the basic understanding of Boolean algebra and number systems it introduces the student
More informationCS 152 Midterm 2 May 2, 2002 Bob Brodersen
CS 152 Midterm 2 May 2, 2002 Bob Brodersen Name Solutions Show your work if you want partial credit! Try all the problems, don t get stuck on one of them. Each one is worth 10 points. 1) 2) 3) 4) 5) 6)
More informationPERFORMANCE ANALYSIS OF AN EFFICIENT PULSE-TRIGGERED FLIP FLOPS FOR ULTRA LOW POWER APPLICATIONS
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology ISSN 2320 088X IMPACT FACTOR: 5.258 IJCSMC,
More informationEnergy Recovery Clocking Scheme and Flip-Flops for Ultra Low-Energy Applications
Energy Recovery Clocking Scheme and Flip-Flops for Ultra Low-Energy Applications Matthew Cooke, Hamid Mahmoodi-Meimand, Kaushik Roy School of Electrical and Computer Engineering, Purdue University, West
More informationVU Mobile Powered by S NO Group
Question No: 1 ( Marks: 1 ) - Please choose one A 8-bit serial in / parallel out shift register contains the value 8, clock signal(s) will be required to shift the value completely out of the register.
More informationUNIT 1 NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES 1. Briefly explain the stream lined method of converting binary to decimal number with example. 2. Give the Gray code for the binary number (111) 2. 3.
More informationDESIGN AND SIMULATION OF A CIRCUIT TO PREDICT AND COMPENSATE PERFORMANCE VARIABILITY IN SUBMICRON CIRCUIT
DESIGN AND SIMULATION OF A CIRCUIT TO PREDICT AND COMPENSATE PERFORMANCE VARIABILITY IN SUBMICRON CIRCUIT Sripriya. B.R, Student of M.tech, Dept of ECE, SJB Institute of Technology, Bangalore Dr. Nataraj.
More informationComputer Systems Architecture
Computer Systems Architecture Fundamentals Of Digital Logic 1 Our Goal Understand Fundamentals and basics Concepts How computers work at the lowest level Avoid whenever possible Complexity Implementation
More informationComparative Analysis of Pulsed Latch and Flip-Flop based Shift Registers for High-Performance and Low-Power Systems
IJECT Vo l. 7, Is s u e 2, Ap r i l - Ju n e 2016 ISSN : 2230-7109 (Online) ISSN : 2230-9543 (Print) Comparative Analysis of Pulsed Latch and Flip-Flop based Shift Registers for High-Performance and Low-Power
More informationSpiral Content Mapping. Spiral 2 1. Learning Outcomes DATAPATH COMPONENTS. Datapath Components: Counters Adders Design Example: Crosswalk Controller
-. -. piral Content Mapping piral Theory Combinational Design equential Design ystem Level Design Implementation and Tools Project piral Performance metrics (latency vs. throughput) Boolean Algebra Canonical
More informationRetiming Sequential Circuits for Low Power
Retiming Sequential Circuits for Low Power José Monteiro, Srinivas Devadas Department of EECS MIT, Cambridge, MA Abhijit Ghosh Mitsubishi Electric Research Laboratories Sunnyvale, CA Abstract Switching
More informationDigital Integrated Circuits EECS 312
14 12 10 8 6 Fujitsu VP2000 IBM 3090S Pulsar 4 IBM 3090 IBM RY6 CDC Cyber 205 IBM 4381 IBM RY4 2 IBM 3081 Apache Fujitsu M380 IBM 370 Merced IBM 360 IBM 3033 Vacuum Pentium II(DSIP) 0 1950 1960 1970 1980
More informationPower Efficient Design of Sequential Circuits using OBSC and RTPG Integration
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 2, Issue. 9, September 2013,
More informationLow Power D Flip Flop Using Static Pass Transistor Logic
Low Power D Flip Flop Using Static Pass Transistor Logic 1 T.SURIYA PRABA, 2 R.MURUGASAMI PG SCHOLAR, NANDHA ENGINEERING COLLEGE, ERODE, INDIA Abstract: Minimizing power consumption is vitally important
More information