Design and Performance of an Automated Production Test System for a 20,000 channel single-photon, sub-nanosecond large area muon detector
|
|
- Teresa Gaines
- 5 years ago
- Views:
Transcription
1 Design and Performance of an Automated Production Test System for a 20,000 channel single-photon, sub-nanosecond large area muon detector A Thesis submitted to the graduate division of the University of Hawaii at Manoa in partial fulfillment of the requirement for the degree of Master of Science In Electrical Engineering October 2016 By Bronson Riley Edralin Thesis Committee Gary Varner: Chairperson Galen Sasaki Victor Lubecke
2 Contents Abstract Acknowledgements 1. Introduction 2. KL and Muon: Detection and Readout 2.1 The KL and Muon detector (KLM) 2.2 The KLM Readout System 2.3 Required Specifications KLM Readout System TARGETX ASIC 2.4 Motivation for an Automated System 3. Calibration of the TARGETX ASIC ADC 3.1 Architecture 3.2 Timing Generator and its Timing Registers 3.3 Optimization of the Timing Registers 4. Characterization of the TARGETX ASIC ADC Combined with Readout System 4.1 Pedestals 4.2 Noise 4.3 Linearity 4.4 Fit Quality 4.5 Timing Resolution 4.6 Trigger Scan 5. Design of Automated Production Test System 5.1 Architecture 5.2 Tests 5.3 GUI 5.4 Instrument Control 5.5 Ethernet Driver 5.6 Serial Numbering and Logging in a Database System 5.7 Parallel Processing to Reduce Testing Time 6. Results 6.1 Trigger Efficiency 6.2 KLM Event Timing 6.3 KLM Trigger Timing 6.4 Production Test Yield 7 Summary and Future Work 8 Bibliography
3 A Abbreviations
4 Abstract
5 Acknowledgments I would like to acknowledge the University of Hawaii at Manoa (UH Manoa) Instrumentation Development Laboratory (IDLab), and the KEK group for supporting this work. I would also like to thank my research advisor, Dr. Gary Varner, for his support and guidance throughout my time with IDLab. Without the opportunity, I would have never been able to work on complex systems such as this. Much thanks to Dr. Isar Mostafanezhad for his leadership and work on the firmware and software. I would also like to thank Xiowen Shi for his work on the hardware and Chris Ketter for his work on the mechanical design. Thank you Matt Andrew for contribution to some hardware design as well. Thank you everyone who have contributed by using the automated software to test all the KLM electronics that include over 1500 TARGETX ASICs, 150 MotherBoards, 150 SCRODs and 150 RHICs. Some notable testers include Mengyuan Jerry Wu, Kunliang Xiao, Dr. Xiaolong Wang (Virginia Tech), Alfredo Gutierrez (Wayne State), Weng Lam Sio, Cara Van De Verg, James Bynes, Vihtori Virta, Khan Le, Eduardo Casimiro Sanches Tanizaka (University of Sao Paulo), Denise Aliny, Julien Cercillieux and Vani Kalapclev. I must also thank our collaborators, such as PNNL, KEK, Indiana University and Virginia Tech, on this project. I have been very fortunate to be surrounded by knowledgeable and helpful individuals working in IDLab. These people include Harley Cumming, James Bynes, Peter Orel, Andrej Seljak, and everyone else. I would like to take the time to thank the members of my thesis committee, Dr. Galen Sasaki and Dr. Victor Lubecke for their time, instruction and guidance. I would also like to thank the rest of my professors such as Dr. Wayne Shiroma for all that I learned at UH Manoa. I would also like to thank my family for influencing and shaping me into who I am today: My parents Francine and Patrick Edralin; My brothers Chad, Kyric, and Royce Edralin. Lastly I would like to thank my loving wife, Joann Edralin, who has supported my dreams and aspirations to become the best I can be. Thank you and I love you.
6 1 Introduction
7 2. KL and Muon: Detection and Readout 2.1 The KL and Muon detector (KLM) Fig. Upgraded Belle II spectrometer (top half) vs present Belle detector (bottom half) [Belle II 14]
8 (a) (b) (c) (d) Fig. (a) This represents the ENDCAP module which consists of scintillators. (b) This a picture of the BARREL module which consists of scintillators and RPCs. (c) The KEKB particle accelerator is in a form of a ring which has about a 3km circumference reaching a world record in instantaneous luminosity of 2.11 x 1034 cm-2s-1 [ (d) This picture represents the overview structure of the detector where the ENDCAP has 14 layers, 4 sectors WLS fiber scintillators (75 x, 75 y) and the BARREL has 15 layers, 8 sectors.
9 2.2 The KLM Readout System Fig. Some of the KLM electronics can be seen installed within the red circle [Isar]. Fig. KLM electronics are shown installed here [Isar].
10 Fig. Readout can be done through USB, PocketDAQ or Ethernet.
11 2.3 Specifications KLM Readout Module In order to get 20k Scintillator channels, 132 modules are required for the KLM scintillator subdetector where each module covers up to 150 scintillator bars or channels with MPPC readout. Each module consists of: 1x KLM Motherboards Chassis for daughtercards and SCROD 1x KLM Ribbon Header Interface Card (RHIC) Provides MPPC bias, slow control, and routes signals to or from MPPCs to Motherboard 1x KLM SCROD Rev A System Control and Readout Module 10x TARGETX Daughtercards Full waveform sampling/digitizing TARGETX ASIC with 1 GSa/s and 16 channels per daughtercard Fig. Key hardware components and locations [Isar]. Some of the specifications for the KLM Readout Modules can be seen below. Table: KLM Readout Module Specifications. Parameter Value Scintillator channels ~20k TARGETX ASICs (including daughtercards) 1250 Channels per ASIC 16 9U VME Motherboards 132 Endcap Layers 14 Endcap Segments 4 Modules per Endcap 56 Barrel Segments 8 Barrel Layers 15 Modules in Barrel 32 Sample Rate (Gsa/s) 1.0 Single Sample Resolution (bits) 10-12
12 2.3.2 TARGETX ASIC The TARGETX ASIC was designed from Dr. Gary Varner at UH Manoa in IDLab and later fabricated in the TSMC 250nm process. It functions as an advanced ADC that is able to sample radio frequency (RF) signals at 1 GSa/s. A storage array of 512 sets of 32 memory storage cells per channel means there is 16,384 memory storage cells per channel. With this amount of storage per channel, the TARGETX is able to store up to 16.3 us depth. Trigger encoding was used for reducing the number of pins. Table: TARGETX ASIC Specifications Parameter Value Channels 16 Sampling rate 1 GSa/s Channels per ASIC 16 Sampling Array 2x32 Storage Array 512x32 Input Noise 1 mv DC RMS dynamic range 11 bit effective Signal voltage range 1.9 V LVDS sampling clock speed ~16 MHz LVDS digitization & readout clock ~64 MHz (16 chan at once) Single Sample Resolution (bits) 10-12
13 2.4 Motivation for an Automated System There is definitely an overhead associated with designing an automated production test system, but it is well worth the time for the following reasons. For one thing, automated tests are consistently conducted each time compared to it being manually done. Plus the user does not have to physically be there while testing is in motion since results may just be viewed after the test is done. Manual testing may also take more time compared to automated testing and it is also more prone to human-error. More testing time may also translate into more cost for human labor. More in-depth tests could also be done if it is automated since it will take less time compared to it being manually done. There is a definite need for an automated production test system for each KLM Readout Module since there are 132 of them plus 20 spares needed.
14 3. Calibration of the TARGETX ASIC ADC 3.1 Architecture The TARGETX ASIC is a 16-channel transient waveform recorder initially designed to monolithically and inexpensively instrument large deployments of semiconductor photon detectors for large neutrino and muon detectors. The very general nature of the signal recording, the narrow digitization selection window and fast single conversion make it useful in a number of applications. In order to support large arrays, self triggering capabilities have been incorporated to permit event-of-interest identification as well as data sparsification. Fig. Operational overview [datasheet]. It was intended for detectors with the need for sampling rates of Giga-samples per second (Gsa/s). Triggered readout rates can reach up to 100kHz depending upon occupancy, sample resolution and serial readout speed. Each channel has 512 groups of 32 storage cells called windows or 16,384 storage cells available. Serial Config is internal of the chip where the user can program all the registers serially that will keep the chip functioning properly.
15 3.2 Timing Generator and its Timing Registers Driven by the SSTin input LVDS signal, the configurable Timing Generator provides all the timing signals necessary for the chip to operate smoothly where it provides continuous sampling and transferring to a larger storage array bank in groups of 32. While one group of 32 in the sampling stage are busy acquiring new data, the other group of 32 in the sampling stage is buffering its data and transferring it into the storage array. The sampling speed of the TARGETX can be controlled by adjusting VadjP and VadjN voltage lines. Inside the chip, a starved-inverter chain provides delays that are used as timing signals for sampling. Schematic of the base timing generator cell can be seen below. It first starts off with SSPin and SSTin being low, but sampling will start as soon as SSPin is asserted. Later when SSTin is asserted high, the switches will open and the instantaneous value at the input to the switch is then stored on the sampling capacitors. As long as SSPin is asserted sufficiently far in advance, which is typically 8ns or more, and stays valid until after SSTin has passed, SSPin itself is not timing critical. Therefore, the rising edge of the SSTin is the defining timing signal and much effort must be made to ensure its integrity. 64 delayed versions of the SSTin is generated with the desired delay within the TARGETX delay x64. The delay line loop feedback adjusts VadjN for optimum sampling by comparing the SSTin and SSToutFB phase, which is connected to a charge pump whose strength is determined by the Qbias value. An external capacitor stores the value of VadjN. Fig. Sample Timing Generator
16 In order to provide seamless sampling, the strobes SSPin and SSTin must be repeated with a sequential selection of the Write addresses and transfer of those signals into storage with the Write Strobe (WR_STRB) signal. The timing diagram below shows an example for data acquisition at 1GSa/s. WR_ADDR_INC also plays a role in the address selection of the storage cells for transferring from the sampling block to the storage block in groups of 32. Change the timing diagram to include SSPin. Fig. Timing Diagram of the data acquisition for the TARGETX [datasheet]. 3.3 Optimization of the Timing Registers The timing registers, that must be optimized, can be seen in the table below. Table: Timing Registers to be optimized. Register Name Register Number Register Value SSPin LE 64 SSPin TE 65 WR_ADDR_INC1 LE 66 WR_ADDR_INC1 TE 67 WR_STRB1 LE 68 WR_STRB1 TE 69 WR_ADDR_INC2 LE 70 WR_ADDR_INC2 TE 71 WR_STRB2 LE 72 WR_STRB2 TE 73 SSToutFB 75
17 Manually setting each timing register with an arbitrary value and then viewing the waveform to see if it looks better may take forever to do. An automated approach must be taken to fix this. An algorithm was created and implemented in python to exactly that. The default register values must be loaded before running the test. Then a timing register can be programmed serially with an arbitrary value. Then a SINUSOID waveform can be fed into the input of the ASIC. The waveform will be sampled, digitized and later read out. A fit must be made 4. Characterization of the TARGETX ASIC ADC 4.1 Pedestals 4.2 Noise 4.3 Linearity 4.4 Fit Quality
18 4.5 Timing Resolution 4.6 Trigger Scan 5. Design of Automated Production Test System 5.1 Architecture 5.2 Tests 5.3 GUI 5.4 Instrument Control 5.5 Ethernet Driver 5.6 Serial Numbering and Logging in a Database System 5.7 Parallel Processing to Reduce Testing Time 6. Results 6.1 Trigger Efficiency 6.2 KLM Event Timing 6.3 KLM Trigger Timing 6.4 Production Test Yield
19 7 Summary and Future Work 8 Bibliography
20 A Abbreviations UH Manoa University of Hawaii at Manoa IDLab - Instrumentation Development Laboratory KEK High Energy Accelerator Research Organization in Tsukuba, Ibaraki Prefecture, Japan KLM - KL and Muon detector ASIC - Application Specific Integrated Circuit TARGET TeV Array Readout GSa/s Electronics with Trigger TARGETX Generation X in TARGET series MCP - Multichannel Plate UV - Ultraviolet ENC - Equivalent Noise Charge OTA - Operational Transimpedence Amplifier MOSFET - Metal-Oxide-Semiconductor Field Effect Transistor NASA - National Aeronautics and Space Administration LNA - Low Noise Amplifier FET - Field Effect Transistor
KLM: TARGETX. User-Interface for Testing TARGETX Brief Testing Overview Bronson Edralin 04/06/15
KLM: TARGETX User-Interface for Testing TARGETX Brief Testing Overview Bronson Edralin 1 TARGETX Test Team TARGETX Waveform Sampling/Digitizing ASIC Designer Dr. Gary S. Varner Features 1 GSa/s 16 Channels
More informationCommissioning and Initial Performance of the Belle II itop PID Subdetector
Commissioning and Initial Performance of the Belle II itop PID Subdetector Gary Varner University of Hawaii TIPP 2017 Beijing Upgrading PID Performance - PID (π/κ) detectors - Inside current calorimeter
More informationA TARGET-based camera for CTA
A TARGET-based camera for CTA TeV Array Readout with GSa/s sampling and Event Trigger (TARGET) chip: overview Custom-designed ASIC for CTA, developed in collaboration with Gary Varner (U Hawaii) Implementation:
More informationFRONT-END AND READ-OUT ELECTRONICS FOR THE NUMEN FPD
FRONT-END AND READ-OUT ELECTRONICS FOR THE NUMEN FPD D. LO PRESTI D. BONANNO, F. LONGHITANO, D. BONGIOVANNI, S. REITO INFN- SEZIONE DI CATANIA D. Lo Presti, NUMEN2015 LNS, 1-2 December 2015 1 OVERVIEW
More informationLarge Area, High Speed Photo-detectors Readout
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun Tang +, Gary Varner ++, and Henry Frisch + + University
More informationWaveform Sampling Readout Lessons from the Belle II TOP and applications to future DIRC detectors
Waveform Sampling Readout Lessons from the Belle II TOP and applications to future DIRC detectors Gary S. Varner University of Hawai i DIRC2017, Castle Rauischholzhausen Overview State-of-the-art DIRC
More informationProspect and Plan for IRS3B Readout
Prospect and Plan for IRS3B Readout 1. Progress on Key Performance Parameters 2. Understanding limitations during LEPS operation 3. Carrier02 Rev. C (with O-E-M improvements) 4. Pre-production tasks/schedule
More informationUnderstanding IRS3B, board-stack and
Understanding IRS3B, board-stack and mtc operation/calibration Calibration in progress ~31ps RMS timing difference (2 edges) Single edge timing: ~22ps RMS Net timing difference (Ch.7 Ch. 4) [ns] Gary S.
More informationitop (barrel PID) and endcap KLM G. Varner Jan-2011 Trigger/DAQ in Beijing
itop (barrel PID) and endcap KLM DAQ Summary G. Varner Jan-2011 Trigger/DAQ in Beijing 1 Overview Update on B-PID (itop) DAQ Big issue is SCROD eklm prototyping: Prototyping status Use Belle2link directly?
More informationPICOSECOND TIMING USING FAST ANALOG SAMPLING
PICOSECOND TIMING USING FAST ANALOG SAMPLING H. Frisch, J-F Genat, F. Tang, EFI Chicago, Tuesday 6 th Nov 2007 INTRODUCTION In the context of picosecond timing, analog detector pulse sampling in the 10
More informationCAEN Tools for Discovery
Viareggio March 28, 2011 Introduction: what is the SiPM? The Silicon PhotoMultiplier (SiPM) consists of a high density (up to ~10 3 /mm 2 ) matrix of diodes connected in parallel on a common Si substrate.
More informationThe ATLAS Tile Calorimeter, its performance with pp collisions and its upgrades for high luminosity LHC
The ATLAS Tile Calorimeter, its performance with pp collisions and its upgrades for high luminosity LHC Tomas Davidek (Charles University), on behalf of the ATLAS Collaboration Tile Calorimeter Sampling
More informationGALILEO Timing Receiver
GALILEO Timing Receiver The Space Technology GALILEO Timing Receiver is a triple carrier single channel high tracking performances Navigation receiver, specialized for Time and Frequency transfer application.
More informationCCD Element Linear Image Sensor CCD Element Line Scan Image Sensor
1024-Element Linear Image Sensor CCD 134 1024-Element Line Scan Image Sensor FEATURES 1024 x 1 photosite array 13µm x 13µm photosites on 13µm pitch Anti-blooming and integration control Enhanced spectral
More informationEric Oberla Univ. of Chicago 15-Dec 2015
PSEC4 PSEC4a Eric Oberla Univ. of Chicago 15-Dec 2015 PSEC4 ---> PSEC4a :: overview PSEC4a 6 2-11 GSa/s 256 1024 (or 2048?) 100 (or 200) ns continuous OR 4x (or 8x) 25 ns snapshots [Multi-hit buffering]
More informationSilicon PhotoMultiplier Kits
Silicon PhotoMultiplier Kits Silicon PhotoMultipliers (SiPM) consist of a high density (up to ~ 10 3 /mm 2 ) matrix of photodiodes with a common output. Each diode is operated in a limited Geiger- Müller
More informationArtisan Technology Group is your source for quality new and certified-used/pre-owned equipment
Artisan Technology Group is your source for quality new and certified-used/pre-owned equipment FAST SHIPPING AND DELIVERY TENS OF THOUSANDS OF IN-STOCK ITEMS EQUIPMENT DEMOS HUNDREDS OF MANUFACTURERS SUPPORTED
More informationALICE Muon Trigger upgrade
ALICE Muon Trigger upgrade Context RPC Detector Status Front-End Electronics Upgrade Readout Electronics Upgrade Conclusions and Perspectives Dr Pascal Dupieux, LPC Clermont, QGPF 2013 1 Context The Muon
More informationScan. This is a sample of the first 15 pages of the Scan chapter.
Scan This is a sample of the first 15 pages of the Scan chapter. Note: The book is NOT Pinted in color. Objectives: This section provides: An overview of Scan An introduction to Test Sequences and Test
More informationData Acquisition System for Segmented Reactor Antineutrino Detector
Data Acquisition System for Segmented Reactor Antineutrino Detector Z. Hons a,b,*, J. Vlášek a,c,d a Joint Institute for Nuclear Research, Moscow Region, Dubna, Russian Federation b NPI Nuclear Physics
More informationA FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1
A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1 J. M. Bussat 1, G. Bohner 1, O. Rossetto 2, D. Dzahini 2, J. Lecoq 1, J. Pouxe 2, J. Colas 1, (1) L. A. P. P. Annecy-le-vieux, France (2) I. S. N. Grenoble,
More informationBABAR IFR TDC Board (ITB): requirements and system description
BABAR IFR TDC Board (ITB): requirements and system description Version 1.1 November 1997 G. Crosetti, S. Minutoli, E. Robutti I.N.F.N. Genova 1. Timing measurement with the IFR Accurate track reconstruction
More informationFP 12.4: A CMOS Scheme for 0.5V Supply Voltage with Pico-Ampere Standby Current
FP 12.4: A CMOS Scheme for 0.5V Supply Voltage with Pico-Ampere Standby Current Hiroshi Kawaguchi, Ko-ichi Nose, Takayasu Sakurai University of Tokyo, Tokyo, Japan Recently, low-power requirements are
More informationTHE Collider Detector at Fermilab (CDF) [1] is a general
The Level-3 Trigger at the CDF Experiment at Tevatron Run II Y.S. Chung 1, G. De Lentdecker 1, S. Demers 1,B.Y.Han 1, B. Kilminster 1,J.Lee 1, K. McFarland 1, A. Vaiciulis 1, F. Azfar 2,T.Huffman 2,T.Akimoto
More informationHigh ResolutionCross Strip Anodes for Photon Counting detectors
High ResolutionCross Strip Anodes for Photon Counting detectors Oswald H.W. Siegmund, Anton S. Tremsin, Robert Abiad, J. Hull and John V. Vallerga Space Sciences Laboratory University of California Berkeley,
More informationStatus of readout electronic design in MOST1
Status of readout electronic design in MOST1 Na WANG, Ke WANG, Zhenan LIU, Jia TAO On behalf of the Trigger Group (IHEP) Mini-workshop for CEPC MOST silicon project,23 November,2017,Beijing Outline Introduction
More information1ms Column Parallel Vision System and It's Application of High Speed Target Tracking
Proceedings of the 2(X)0 IEEE International Conference on Robotics & Automation San Francisco, CA April 2000 1ms Column Parallel Vision System and It's Application of High Speed Target Tracking Y. Nakabo,
More informationA MISSILE INSTRUMENTATION ENCODER
A MISSILE INSTRUMENTATION ENCODER Item Type text; Proceedings Authors CONN, RAYMOND; BREEDLOVE, PHILLIP Publisher International Foundation for Telemetering Journal International Telemetering Conference
More informationPHOTOTUBE SCANNING SETUP AT THE UNIVERSITY OF MARYLAND. Doug Roberts U of Maryland, College Park
PHOTOTUBE SCANNING SETUP AT THE UNIVERSITY OF MARYLAND Doug Roberts U of Maryland, College Park Overview We have developed a system for measuring and scanning phototubes for the FDIRC Based primarily on
More informationSérgio Rodrigo Marques
Sérgio Rodrigo Marques (on behalf of the beam diagnostics group) sergio@lnls.br Outline Introduction Stability Requirements General System Requirements FOFB Strategy Hardware Overview Performance Tests:
More informationCHAPTER 6 ASYNCHRONOUS QUASI DELAY INSENSITIVE TEMPLATES (QDI) BASED VITERBI DECODER
80 CHAPTER 6 ASYNCHRONOUS QUASI DELAY INSENSITIVE TEMPLATES (QDI) BASED VITERBI DECODER 6.1 INTRODUCTION Asynchronous designs are increasingly used to counter the disadvantages of synchronous designs.
More informationSolutions to Embedded System Design Challenges Part II
Solutions to Embedded System Design Challenges Part II Time-Saving Tips to Improve Productivity In Embedded System Design, Validation and Debug Hi, my name is Mike Juliana. Welcome to today s elearning.
More informationTexas Instruments OMAP1510CGZG2 Dual-Core Processor Partial Circuit Analysis
October 11, 2005 Texas Instruments OMAP1510CGZG2 Dual-Core Processor Partial Circuit Analysis Table of Contents Introduction...Page 1 List of Figures...Page 4 Device Summary Sheet...Page 7 Schematics...
More informationA pixel chip for tracking in ALICE and particle identification in LHCb
A pixel chip for tracking in ALICE and particle identification in LHCb K.Wyllie 1), M.Burns 1), M.Campbell 1), E.Cantatore 1), V.Cencelli 2) R.Dinapoli 3), F.Formenti 1), T.Grassi 1), E.Heijne 1), P.Jarron
More informationImaging TOP (itop), Cosmic Ray Test Stand & PID Readout Update
Imaging TOP (itop), Cosmic Ray Test Stand & PID Readout Update Tom Browder, Herbert Hoedlmoser, Bryce Jacobsen, Jim Kennedy, KurtisNishimura, Marc Rosen, Larry Ruckman, Gary Varner Kurtis Nishimura SuperKEKB
More informationA Serializer ASIC at 5 Gbps for Detector Front-end Electronics Readout
A Serializer ASIC at 5 Gbps for Detector Front-end Electronics Readout Jingbo Ye, on behalf of the ATLAS Liquid Argon Calorimeter Group Department of Physics, Southern Methodist University, Dallas, Texas
More informationMODULAR DIGITAL ELECTRONICS TRAINING SYSTEM
MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM MDETS UCTECH's Modular Digital Electronics Training System is a modular course covering the fundamentals, concepts, theory and applications of digital electronics.
More informationModel 4700 Photodiode Characterizer
Model 4700 Photodiode Characterizer Complete PD Measurement system The 4700 Photodiode Characterizer is a complete photodiode test system. It will characterize PDs or APDs (upcoming) without the need for
More information... A COMPUTER SYSTEM FOR MULTIPARAMETER PULSE HEIGHT ANALYSIS AND CONTROL*
I... A COMPUTER SYSTEM FOR MULTIPARAMETER PULSE HEIGHT ANALYSIS AND CONTROL* R. G. Friday and K. D. Mauro Stanford Linear Accelerator Center Stanford University, Stanford, California 94305 SLAC-PUB-995
More informationPaul Rubinov Fermilab Front End Electronics. May 2006 Perugia, Italy
Minerva Electronics and the Trip-T Paul Rubinov Fermilab Front End Electronics May 2006 Perugia, Italy 1 Outline Minerva Electronics and the TriP-t Minerva TriP-t The concept for Minerva Overview and status
More informationRandom Access Scan. Veeraraghavan Ramamurthy Dept. of Electrical and Computer Engineering Auburn University, Auburn, AL
Random Access Scan Veeraraghavan Ramamurthy Dept. of Electrical and Computer Engineering Auburn University, Auburn, AL ramamve@auburn.edu Term Paper for ELEC 7250 (Spring 2005) Abstract: Random Access
More informationCSC Data Rates, Formats and Calibration Methods
CSC Data Rates, Formats and Calibration Methods D. Acosta University of Florida With most information collected from the The Ohio State University PRS March Milestones 1. Determination of calibration methods
More informationLocal Trigger Electronics for the CMS Drift Tubes Muon Detector
Amsterdam, 1 October 2003 Local Trigger Electronics for the CMS Drift Tubes Muon Detector Presented by R.Travaglini INFN-Bologna Italy CMS Drift Tubes Muon Detector CMS Barrel: 5 wheels Wheel : Azimuthal
More informationLow Level RF for PIP-II. Jonathan Edelen LLRF 2017 Workshop (Barcelona) 16 Oct 2017
Low Level RF for PIP-II Jonathan Edelen LLRF 2017 Workshop (Barcelona) 16 Oct 2017 PIP-II LLRF Team Fermilab Brian Chase, Edward Cullerton, Joshua Einstein, Jeremiah Holzbauer, Dan Klepec, Yuriy Pischalnikov,
More informationCESR BPM System Calibration
CESR BPM System Calibration Joseph Burrell Mechanical Engineering, WSU, Detroit, MI, 48202 (Dated: August 11, 2006) The Cornell Electron Storage Ring(CESR) uses beam position monitors (BPM) to determine
More informationScintillation Tile Hodoscope for the PANDA Barrel Time-Of-Flight Detector
Scintillation Tile Hodoscope for the PANDA Barrel Time-Of-Flight Detector William Nalti, Ken Suzuki, Stefan-Meyer-Institut, ÖAW on behalf of the PANDA/Barrel-TOF(SciTil) group 12.06.2018, ICASiPM2018 1
More informationAn Overview of Beam Diagnostic and Control Systems for AREAL Linac
An Overview of Beam Diagnostic and Control Systems for AREAL Linac Presenter G. Amatuni Ultrafast Beams and Applications 04-07 July 2017, CANDLE, Armenia Contents: 1. Current status of existing diagnostic
More informationEvaluation of Giga-bit Ethernet Instrumentation for SalSA Electronics Readout (GEISER)
Evaluation of Giga-bit Ethernet Instrumentation for SalSA Electronics Readout (GEISER) Gary S. Varner, Laine Murakami, David Ridley, Chaopin Zhu and Peter Gorham Contact: varner@phys.hawaii.edu Instrumentation
More informationObjectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath
Objectives Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath In the previous chapters we have studied how to develop a specification from a given application, and
More informationCCD 143A 2048-Element High Speed Linear Image Sensor
A CCD 143A 2048-Element High Speed Linear Image Sensor FEATURES 2048 x 1 photosite array 13µm x 13µm photosites on 13µm pitch High speed = up to 20MHz data rates Enhanced spectral response Low dark signal
More informationInterfacing the TLC5510 Analog-to-Digital Converter to the
Application Brief SLAA070 - April 2000 Interfacing the TLC5510 Analog-to-Digital Converter to the TMS320C203 DSP Perry Miller Mixed Signal Products ABSTRACT This application report is a summary of the
More informationSciFi A Large Scintillating Fibre Tracker for LHCb
SciFi A Large Scintillating Fibre Tracker for LHCb Roman Greim on behalf of the LHCb-SciFi-Collaboration 14th Topical Seminar on Innovative Particle Radiation Detectors, Siena 5th October 2016 I. Physikalisches
More informationWINTER 15 EXAMINATION Model Answer
Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate
More informationL11/12: Reconfigurable Logic Architectures
L11/12: Reconfigurable Logic Architectures Acknowledgements: Materials in this lecture are courtesy of the following people and used with permission. - Randy H. Katz (University of California, Berkeley,
More informationFront End Electronics
CLAS12 Ring Imaging Cherenkov (RICH) Detector Mid-term Review Front End Electronics INFN - Ferrara Matteo Turisini 2015 October 13 th Overview Readout requirements Hardware design Electronics boards Integration
More informationBABAR IFR TDC Board (ITB): system design
BABAR IFR TDC Board (ITB): system design Version 1.1 12 december 1997 G. Crosetti, S. Minutoli, E. Robutti I.N.F.N. Genova 1. Introduction TDC readout of the IFR will be used during BABAR data taking to
More information8 DIGITAL SIGNAL PROCESSOR IN OPTICAL TOMOGRAPHY SYSTEM
Recent Development in Instrumentation System 99 8 DIGITAL SIGNAL PROCESSOR IN OPTICAL TOMOGRAPHY SYSTEM Siti Zarina Mohd Muji Ruzairi Abdul Rahim Chiam Kok Thiam 8.1 INTRODUCTION Optical tomography involves
More informationMCP Signal Extraction and Timing Studies. Kurtis Nishimura University of Hawaii LAPPD Collaboration Meeting June 11, 2010
MCP Signal Extraction and Timing Studies Kurtis Nishimura University of Hawaii LAPPD Collaboration Meeting June 11, 2010 Outline Studying algorithms to process pulses from MCP devices. With the goal of
More informationPEP-II longitudinal feedback and the low groupdelay. Dmitry Teytelman
PEP-II longitudinal feedback and the low groupdelay woofer Dmitry Teytelman 1 Outline I. PEP-II longitudinal feedback and the woofer channel II. Low group-delay woofer topology III. Why do we need a separate
More informationQUICK START GUIDE FOR DEMONSTRATION CIRCUIT /12/14 BIT 10 TO 105 MSPS ADC
LTC2280, LTC2282, LTC2284, LTC2286, LTC2287, LTC2288 LTC2289, LTC2290, LTC2291, LTC2292, LTC2293, LTC2294, LTC2295, LTC2296, LTC2297, LTC2298 or LTC2299 DESCRIPTION Demonstration circuit 851 supports a
More informationQUICK START GUIDE FOR DEMONSTRATION CIRCUIT /12/14 BIT 10 TO 65 MSPS DUAL ADC
LTC2286, LTC2287, LTC2288, LTC2290, LTC2291, LTC2292, LTC2293, LTC2294, LTC2295, LTC2296, LTC2297, LTC2298 or LTC2299 DESCRIPTION Demonstration circuit 816 supports a family of s. Each assembly features
More informationLaboratory 9 Digital Circuits: Flip Flops, One-Shot, Shift Register, Ripple Counter
page 1 of 5 Digital Circuits: Flip Flops, One-Shot, Shift Register, Ripple Counter Introduction In this lab, you will learn about the behavior of the D flip-flop, by employing it in 3 classic circuits:
More information2. Depletion MOSFET (DE-MOSFET).
The is an abbreviation of Metal Oxide Semiconductor Field Effect Transistor. In, the gate is insulated from the channel by using SiO 2 layer. The input impedance of is high, because the gate current is
More informationarxiv: v2 [astro-ph.im] 18 Dec 2015
TARGET: toward a solution for the readout electronics of the Cherenkov Telescope Array arxiv:1508.06296v2 [astro-ph.im] 18 Dec 2015 a, J. A. Vandenbroucke b, A. M. Albert a, S. Funk ca, T. Kawashima d,
More informationTrigger synchronization and phase coherent in high speed multi-channels data acquisition system
White Paper Trigger synchronization and phase coherent in high speed multi-channels data acquisition system Synopsis Trigger synchronization and phase coherent acquisition over multiple Data Acquisition
More informationReport on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533
Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop Course project for ECE533 I. Objective: REPORT-I The objective of this project is to design a 4-bit counter and implement it into a chip
More informationFront End Electronics
CLAS12 Ring Imaging Cherenkov (RICH) Detector Mid-term Review Front End Electronics INFN - Ferrara Matteo Turisini 2015 October 13 th Overview Readout requirements Hardware design Electronics boards Integration
More informationIT T35 Digital system desigm y - ii /s - iii
UNIT - III Sequential Logic I Sequential circuits: latches flip flops analysis of clocked sequential circuits state reduction and assignments Registers and Counters: Registers shift registers ripple counters
More informationnmos transistor Basics of VLSI Design and Test Solution: CMOS pmos transistor CMOS Inverter First-Order DC Analysis CMOS Inverter: Transient Response
nmos transistor asics of VLSI Design and Test If the gate is high, the switch is on If the gate is low, the switch is off Mohammad Tehranipoor Drain ECE495/695: Introduction to Hardware Security & Trust
More informationA 400MHz Direct Digital Synthesizer with the AD9912
A MHz Direct Digital Synthesizer with the AD991 Daniel Da Costa danieljdacosta@gmail.com Brendan Mulholland firemulholland@gmail.com Project Sponser: Dr. Kirk W. Madison Project 11 Engineering Physics
More informationTHE WaveDAQ SYSTEM FOR THE MEG II UPGRADE
Stefan Ritt, Paul Scherrer Institute, Switzerland Luca Galli, Fabio Morsani, Donato Nicolò, INFN Pisa, Italy THE WaveDAQ SYSTEM FOR THE MEG II UPGRADE DRS4 Chip 0.2-2 ns Inverter Domino ring chain IN Clock
More informationMTL Software. Overview
MTL Software Overview MTL Windows Control software requires a 2350 controller and together - offer a highly integrated solution to the needs of mechanical tensile, compression and fatigue testing. MTL
More informationA flexible FPGA based QDC and TDC for the HADES and the CBM calorimeters TWEPP 2016, Karlsruhe HADES CBM
A flexible FPGA based QDC and TDC for the HADES and the CBM calorimeters TWEPP 2016, Karlsruhe + + + = PaDiWa-AMPS front-end Adrian Rost for the HADES and CBM collaborations PMT Si-PM (MPPC) 27.09.2016
More informationProduct Update. JTAG Issues and the Use of RT54SX Devices
Product Update Revision Date: September 2, 999 JTAG Issues and the Use of RT54SX Devices BACKGROUND The attached paper authored by Richard B. Katz of NASA GSFC and J. J. Wang of Actel describes anomalies
More informationMajor Differences Between the DT9847 Series Modules
DT9847 Series Dynamic Signal Analyzer for USB With Low THD and Wide Dynamic Range The DT9847 Series are high-accuracy, dynamic signal acquisition modules designed for sound and vibration applications.
More informationTrigger-timing signal distribution system for the KEK electron/positron injector linac
Trigger-timing signal distribution system for the KEK electron/positron injector linac T. Suwada, 1 K. Furukawa, N. Kamikubota, and M. Satoh, Accelerator Laboratory, High Energy Accelerator Research Organization
More informationDT9837 Series. High Performance, USB Powered Modules for Sound & Vibration Analysis. Key Features:
DT9837 Series High Performance, Powered Modules for Sound & Vibration Analysis The DT9837 Series high accuracy dynamic signal acquisition modules are ideal for portable noise, vibration, and acoustic measurements.
More informationThe Backlog The Scope The Approach The Trends
BPM Development at Instrumentation Technologies Rok Hrovatin, Borut Baričevič, Tomaž Beltram, Matej Kenda 8th DITANET workshop on BPMs, Januar 202 rok.hrovatin@i-tech.si The Backlog The Scope The Approach
More informationBeam test of the QMB6 calibration board and HBU0 prototype
Beam test of the QMB6 calibration board and HBU0 prototype J. Cvach 1, J. Kvasnička 1,2, I. Polák 1, J. Zálešák 1 May 23, 2011 Abstract We report about the performance of the HBU0 board and the optical
More informationFIRST SIMULTANEOUS TOP-UP OPERATION OF THREE DIFFERENT RINGS IN KEK INJECTOR LINAC
FIRST SIMULTANEOUS TOP-UP OPERATION OF THREE DIFFERENT RINGS IN KEK INJECTOR LINAC M. Satoh #, for the IUC * Accelerator Laboratory, High Energy Accelerator Research Organization (KEK) 1-1 Oho, Tsukuba,
More informationTest Beam Wrap-Up. Darin Acosta
Test Beam Wrap-Up Darin Acosta Agenda Darin/UF: General recap of runs taken, tests performed, Track-Finder issues Martin/UCLA: Summary of RAT and RPC tests, and experience with TMB2004 Stan(or Jason or
More informationMass production testing of the front-end ASICs for the ALICE SDD system
Mass production testing of the front-end ASICs for the ALICE SDD system L. Toscano a, R.Arteche Diaz b,e, S.Di Liberto b, M.I.Martínez a,d, S.Martoiu a, M.Masera c, G.Mazza a, M.A.Mazzoni b, F.Meddi b,
More informationBuilding Video and Audio Test Systems. NI Technical Symposium 2008
Building Video and Audio Test Systems NI Technical Symposium 2008 2 Multimedia Device Testing Challenges Integrating a wide range of measurement types Reducing test time while the number of features increases
More informationELEC 4609 IC DESIGN TERM PROJECT: DYNAMIC PRSG v1.2
ELEC 4609 IC DESIGN TERM PROJECT: DYNAMIC PRSG v1.2 The goal of this project is to design a chip that could control a bicycle taillight to produce an apparently random flash sequence. The chip should operate
More informationL12: Reconfigurable Logic Architectures
L12: Reconfigurable Logic Architectures Acknowledgements: Materials in this lecture are courtesy of the following sources and are used with permission. Frank Honore Prof. Randy Katz (Unified Microelectronics
More informationA New "Duration-Adapted TR" Waveform Capture Method Eliminates Severe Limitations
31 st Conference of the European Working Group on Acoustic Emission (EWGAE) Th.3.B.4 More Info at Open Access Database www.ndt.net/?id=17567 A New "Duration-Adapted TR" Waveform Capture Method Eliminates
More informationS.Cenk Yıldız on behalf of ATLAS Muon Collaboration. Topical Workshop on Electronics for Particle Physics, 28 September - 2 October 2015
THE ATLAS CATHODE STRIP CHAMBERS A NEW ATLAS MUON CSC READOUT SYSTEM WITH SYSTEM ON CHIP TECHNOLOGY ON ATCA PLATFORM S.Cenk Yıldız on behalf of ATLAS Muon Collaboration University of California, Irvine
More informationAppeal decision. Appeal No USA. Osaka, Japan
Appeal decision Appeal No. 2014-24184 USA Appellant BRIDGELUX INC. Osaka, Japan Patent Attorney SAEGUSA & PARTNERS The case of appeal against the examiner's decision of refusal of Japanese Patent Application
More informationPLASMA MONITOR (PT20 UVVis) USER GUIDE
Thin Film Measurement solution Software, sensors, custom development and integration PLASMA MONITOR (PT20 UVVis) USER GUIDE August 2012 Plasma monitor with VFT probe. INTRODUCTION Plasma Monitor includes
More informationAbstract. Keywords INTRODUCTION. Electron beam has been increasingly used for defect inspection in IC chip
Abstract Based on failure analysis data the estimated failure mechanism in capacitor like device structures was simulated on wafer in Front End of Line. In the study the optimal process step for electron
More informationSelf Restoring Logic (SRL) Cell Targets Space Application Designs
TND6199/D Rev. 0, SEPT 2015 Self Restoring Logic (SRL) Cell Targets Space Application Designs Semiconductor Components Industries, LLC, 2015 September, 2015 Rev. 0 1 Publication Order Number: TND6199/D
More informationCombinational vs Sequential
Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs Changing inputs changes outputs No regard for previous inputs
More informationAC103/AT103 ANALOG & DIGITAL ELECTRONICS JUN 2015
Q.2 a. Draw and explain the V-I characteristics (forward and reverse biasing) of a pn junction. (8) Please refer Page No 14-17 I.J.Nagrath Electronic Devices and Circuits 5th Edition. b. Draw and explain
More informationECE 172 Digital Systems. Chapter 2.2 Review: Ring Counter, Johnson Counter. Herbert G. Mayer, PSU Status 7/14/2018
ECE 172 Digital Systems Chapter 2.2 Review: Ring Counter, Johnson Counter Herbert G. Mayer, PSU Status 7/14/2018 1 Syllabus l Ring Counter l Parallel Output Ring Counter l Ring Counter via D Flip-Flops
More informationTrigger Report. Wesley H. Smith CMS Trigger Project Manager Report to Steering Committee February 23, 2004
Trigger Report Wesley H. Smith CMS Trigger Project Manager Report to Steering Committee February 23, 2004 Outline: Calorimeter Triggers Muon Triggers Global Triggers The pdf file of this talk is available
More informationA new Scintillating Fibre Tracker for LHCb experiment
A new Scintillating Fibre Tracker for LHCb experiment Alexander Malinin, NRC Kurchatov Institute on behalf of the LHCb-SciFi-Collaboration Instrumentation for Colliding Beam Physics BINP, Novosibirsk,
More informationHARDROC, Readout chip of the Digital Hadronic Calorimeter of ILC
HARDROC, Readout chip of the Digital Hadronic Calorimeter of ILC S. Callier a, F. Dulucq a, C. de La Taille a, G. Martin-Chassard a, N. Seguin-Moreau a a OMEGA/LAL/IN2P3, LAL Université Paris-Sud, Orsay,France
More informationSynthesized Clock Generator
Synthesized Clock Generator CG635 DC to 2.05 GHz low-jitter clock generator Clocks from DC to 2.05 GHz Random jitter
More informationAD9884A Evaluation Kit Documentation
a (centimeters) AD9884A Evaluation Kit Documentation Includes Documentation for: - AD9884A Evaluation Board - SXGA Panel Driver Board Rev 0 1/4/2000 Evaluation Board Documentation For the AD9884A Purpose
More informationSamsung VTU11A0 Timing Controller
Samsung VTU11A0 1891 Robertson Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 chipworks.com Some of the information in this report may be covered by patents, mask and/or copyright protection.
More information