CSC Muon Trigger. Jay Hauser. Director s Review Fermilab, Apr 30, Outline
|
|
- Randall Russell
- 5 years ago
- Views:
Transcription
1 CSC Muon Trigger Jay Hauser Director s Review Fermilab, Apr 30, 2002 Outline The CSC muon trigger design Project scope Fall 2000 prototype test Pre-production prototype to be tested Summer 03 Conclusions Jay Hauser, Fermilab Director s Review, Apr. 30,
2 CMS Endcap Muon System 3 or 4 stations Each CSC chamber has six planes: 1. Radial cathode strips for precision muon position and bend direction measurement 2. Anode wires for timing (bunch ID) and non-bend position measurement Jay Hauser, Fermilab Director s Review, Apr. 30,
3 Geometric Coverage ME4 descoped Jay Hauser, Fermilab Director s Review, Apr. 30,
4 Trigger requirements Cathode LCT Identify cathode track segment. P t trigger based on angle of LCT For P t threshold of GeV requires Dp/p < 30% (in order to limit single muon trigger rate in Level-1 to a few KHz) Track hits must be located to within ½ strip width in each chamber layer Anode LCT Form anode track segment. Tag bunch crossing of track segment with > 92 % efficiency per chamber Jay Hauser, Fermilab Director s Review, Apr. 30,
5 CSC Trigger Efficiency vs. P T Trigger threshold defined at 90% efficiency Sharper turn-on for better P T resolution Require ME1 for good P T resolution 1.2 < h < 2.4 Jay Hauser, Fermilab Director s Review, Apr. 30,
6 CSC Trigger Efficiency vs. h Loose: 2 or more stations including ME1 in endcap, but any two in DT/CSC overlap region ~97% efficiency Tight: 3 or more stations including ME1 in endcap and MB1 in DT/CSC overlap ~70% efficiency but better P T resolution Jay Hauser, Fermilab Director s Review, Apr. 30,
7 CSC Single Muon Rate h < 2.1 Require tight track conditions ( e» 70%) to get acceptable rate from standalone CSC trigger Multiply by 5 for L = Rate must be less than few khz Jay Hauser, Fermilab Director s Review, Apr. 30,
8 Endcap Muon Trigger Primitive Generation Clock Control Board Slow Control Muon Sector Receiver Lev-1 Trigger Trigger-Timing-Control D T D T D T D T D T C M T D T D T D T D M M M M M M M M M M C P M M M M M M M M C B B B B B B B B B B B C B B B B B B B B O N T R O L L E R Trig Motherboard 1 of 5 1 of 5 DAQ Motherboard Readout Data Peripheral Crate on iron disk DDU Board FED Crate in XSC55 CFEB CFEB CFEB CFEB CFEB Cathode Front-end Board 1 of 2 LV Distribution Board LVDB ALCT 1 of 24 Anode LCT Board CSC Anode Front-end Board Jay Hauser, Fermilab Director s Review, Apr. 30,
9 Trigger Motherboard (TMB) Source of CSC trigger primitives for 1 chamber: sent on backplane to Muon Port Card (MPC) Other functions: Generates Cathode LCT trigger with input from CFEB (comparator) Matches ALCT and CLCT; sends anode hits to DMB. Input connectors From 5 CFEB s Main FPGA (on back) XILINX XCV1000E Mezzanine board Input connectors From ALCT Jay Hauser, Fermilab Director s Review, Apr. 30,
10 CSC Sectors Data Mapping Jay Hauser, Fermilab Director s Review, Apr. 30,
11 On-Chamber Trigger Primitives Strip FE cards FE FE LCT Wire LCT card Wire FE cards CSC Muon Trigger Scheme RIM RPC Interface Module Trigger Motherboard LCT TMB Combination of all 3 Muon Systems Muon Port Card Jay Hauser, Fermilab Director s Review, Apr. 30, PC 2µ / chamber In counting house RPC 4µ OPTICAL DT 4µ Sector Receiver SR 3µ / port card Global µ Trigger 3-D Track-Finding and Measurement 3µ / sector CSC Muon Sorter 4µ 4µ Sector Processor SP Global L1
12 Scope of CSC Trigger Project Baselined with 24 crates, reduced to 6 in 1998, now 1: Prototype version tested Fall 2000: Board MPC Sector Receiver Sector Processor Clock and Control Board CSC Muon Sorter # units Responsibility Rice UCLA Florida Rice Rice New version (SR/SP combined) Board MPC SR/SP Clock and Control Board CSC Muon Sorter # units Responsibility Rice Florida Rice Rice Crates, Backplanes 6 Florida Crates, Backplanes 1 Florida DDU readout 1 Florida/Ohio State DDU readout 1 Florida/Ohio State Jay Hauser, Fermilab Director s Review, Apr. 30,
13 Prototype Test in Fall 2000 Muon Port Card produces CSC muon segment data Data sent over Giga-bit optical link Sector Receiver receives and formats data Formatted data sent over backplane Sector Processor links CSC muon segments into track, assigns P T, f, h Hardware operated at full 40 MHz speed Results compared bit-for-bit with simulation Perfect agreement attained Jay Hauser, Fermilab Director s Review, Apr. 30,
14 Track Finder Prototype FY 2000 focus was on producing and testing a Track Finder prototype: DAQ System (VME, Bit3 Controller, PC running Windows NT) Items produced: Backplane (Florida) Sector Processor (Florida) Muon Port Card (Rice) Clock and Control Board (Rice) Sector Receiver (UCLA) Test software support (all) FIFO Port Card FIFO 100m Optical Links FIFO Sector Receiver FIFO Custom Back plane FIFO Sector Processor FIFO Results included in Trigger TDR (Oct. 2000): > Input data bits loaded into Port Card or SR > Data clocked through MPC SR SP at full speed > Results examined for validity Jay Hauser, Fermilab Director s Review, Apr. 30,
15 Muon Port Card Prototype VME Interface Optical links Main FPGA on Daughter Card Jay Hauser, Fermilab Director s Review, Apr. 30,
16 Sector Receiver Prototype Optical Receivers and HP Glinks UCLA SRAM LUTs Front FPGAs Back FPGAs Jay Hauser, Fermilab Director s Review, Apr. 30,
17 Sector Processor Prototype Final Selection Unit XCV150BG352 Extrapolation Units XCV400BG560 Florida 12 layers 10K vias 17 FPGAs 12 SRAMs 25 buffers Assignment Units XCV50BG256 & 2M x 8 SRAM Track Assemblers 256k x 16 SRAM Bunch Crossing Analyzer XCV50BG256 Jay Hauser, Fermilab Director s Review, Apr. 30,
18 Bit3 VME Interface 1st Track-Finder Crate Tests Custom Backplane Clock Control Muon Port Card (Florida) Board (Rice) (Rice): Sector Processor (Florida): Sector Receiver (UCLA): Prototype crate for original six crate design tests very successful but latency too high -- New design in m optical fibers Jay Hauser, Fermilab Director s Review, Apr. 30,
19 Clock and Control Board Muon Sorter From Trigger Timing Control To Global Trigger BIT3 Controller New EMU Trigger Design: U. Florida Track-Finder Track-Finder crate (1.6 Gbits/s optical links) SR / SP SR / SP SR / SP SR SR / / SP SP SR / SP MS CCB SR / SP SR / SP SR / SP SR / SP SR / SP SR / SP SP 2002 Card (3 Sector Receivers + Sector Processor) (60 sector) From MPC (chamber 4) From MPC (chamber 3) From MPC (chamber 2) From MPC (chamber 1B) From MPC (chamber 1A) To DAQ Power consumption : ~ 1000W per crate 16 optical connections per SP Custom backplane for SP «CCB and MS connections Jay Hauser, Fermilab Director s Review, Apr. 30,
20 New 1-Crate 1 Design Meets Latency Requirement First prototype dataflow From Muon Port Cards Pre-production prototype data flow From Muon Port Cards Optical receivers Front FPGAs Lookup tables Channel link transmitters Sector Receiver st.1 Sector Receiver st.2,3 Sector Receiver st SR/SP board Optical receivers Front FPGAs Lookup tables Bunch crossing analyzer (not implemented) To DT Latency Channel link receivers Bunch crossing analyzer (not implemented) Extrapolation units 9 Track Assembler units (memory) Final selection unit 3 best out of 9 Pt precalculation for best 3 muons Pt assignment (memory) Sector Processor Latency Sector Processor FPGA Extrapolation units 9 Track Assembler units Pt precalculation for 9 muons Output multiplexor Pt assignment (memory) Final selection unit 3 best out of 9 Total: 21 BX To Muon Sorter Total: 7 BX To Muon Sorter Jay Hauser, Fermilab Director s Review, Apr. 30,
21 MPC (Muon Port Card) Description of CSC Trigger System Elements Source of muon segment data from chambers SR/SP (Sector Receiver/Sector Processor) Links segments into tracks with known momentum CCB (Clock & Control Board) Clocking and interface to global control system CSC Muon Sorter Collects tracks for transmission to Global Muon Trigger Track Finder crate backplane DDU (Detector-Dependant Unit) For readout, used for diagnostics for the trigger Jay Hauser, Fermilab Director s Review, Apr. 30,
22 New MPC Design (Rice) 9U x 400 MM BOARD VME INTERFACE VME J1 CONNECTOR UCLA MEZZANINE CARD (XCV600E) CCB CCB 3 OPTICAL CABLES TO SECTOR PROCESSOR FINISAR FTRJ OPTICAL TRANSCEIVERS OPTO OPTO OPTO SER SER SER CCB INTERFACE SORTING LOGIC INPUT AND OUTPUT FIFO TMB_1 TMB_2 TMB_3 TMB_4 TMB_5 TMB_6 TMB_7 TMB_8 CUSTOM PERIPHERAL BACKPLANE TLK2501 SERIALIZERS FPGA TMB_9 SN74GTLP18612 GTLP TRANSCEIVERS Jay Hauser, Fermilab Director s Review, Apr. 30,
23 Optical Link Radiation Tests Three serializers: up to 270 krad TID. No permanent damage or SEU Two Finisar optical modules: No errors up to 70 krad. Failed at ~70kRad (well above ~10 krad TID inner CSC dose for 10 years) -- Rice Jay Hauser, Fermilab Director s Review, Apr. 30,
24 EEPROM Indicators TLK2501 Transceiver Sector Processor 2002 Board Layout Phi Global LUT Eta Global LUT Phi Local LUT DC-DC Converter EEPROM EEPROM VME/CCB FPGA Front FPGA From CCB DDU FPGA Optical Transceiver Main FPGA Mezzanine Card PT LUT To MS TRANSITION BOARD WITH LVDS TRANSCEIVERS TO/ FROM BARREL Jay Hauser, Fermilab Director s Review, Apr. 30,
25 ME1 SR LUT Triad FRONT FPGA A18 C3 PHIL LUT 256K x 18 Flow Through SRAM CLCT PAT# - 4 Q - 4 Phi_L -10 CLCT_ID - 8 PhiB_L - 6 L/R -1 PhiB_L - 6 Phi_L - 2 CSC_ID - 4 WG_ID - 7 ETAG LUT 512K x 18 Flow Through SRAM PhiB_G - 5 Eta_G - 7 MAIN FPGA A11 CSC_ID 4 WG_ID 7 CSC ID - 4 CLK40P1 C3 D16 C2 C4 D12 CLK40P2 16 Bit Trans ceiver Phi_L - 10 WG_ID - 5 CSC_ID - 4 PHIG LUT 512K x 36 Flow Through SRAM 16 Bit Phi_G -12 Phi_DT - 12 To DT C2 Trans ceiver CLK40 Legend: A Address Lines D - Data Lines C Control Lines CLK Clock 45 synchronous memories for conversion of 15 track segments >64 MB per board Need high VME bandwidth, broadcast capability to identical chips, and crate broadcast capability to SPs CLK40 Jay Hauser, Fermilab Director s Review, Apr. 30,
26 ME2/ ME4 STUBS 9xD24 9xD5 3xD1 Main Sector Processor FPGA MAIN FPGA C3 3xD12 + 4xD1 MUX ME1 STUBS 6xD24 6xD9 2xD1 3xA22 3xC4 PT PT LUT 3xD8 3xD8 DT STUBS 2xD25 D8 TRAN 3xD8 3xC1 DDU INT CCB & VME INT C2 C4 D32 C2 C9 CLK40 A8 D16 C1 C3 CFG ROM Legend: G Number of Signal Groups GxAn G Groups of n Address Lines GxCn G Groups of n Control Lines GxDn - G Groups of n Data Lines TRAN - Transceiver CCB&VME Int Combined CCB and VME Interface CFG ROM Configuration ROM CLK40 Clock 40 MHz DDU- INT Readout Interface Placed on mezzanine card Firmware written in Verilog++ and implemented in ORCA as well Latency only 4 BX Jay Hauser, Fermilab Director s Review, Apr. 30,
27 CCB for Track Finder Crate Same CCB for peripheral and Track Finder crates 20 sets (main 9U board + Altera-based mezzanine card) have been fabricated so far 15 boards are assembled and tested 2 boards will be used for Track Finder tests (UF & Rice) TTCrx mezzanine board Jay Hauser, Fermilab Director s Review, Apr. 30,
28 Sorter FPGA TMB 1 DFF MUX 4 PIPELINE MUON 1 MUX DFF MUON 1 VME FIFO A FIFO_B MUON 1 VME DFF MUX 4 PIPELINE MUON 2 DFF MUON 2 VME FIFO A FIFO_B MUON 2 TMB 2 TMB 9 DFF VME MUON 3 VME SORTER 3 OUT OF FIFO_B MUON 3 CCB CCB INTERFACE 9 VME WINNER Jay Hauser, Fermilab Director s Review, Apr. 30,
29 CSC Track Finder Backplane Standard VME 64x J1/P1 backplane A24/D16 (but D32 possible using address lines) Standard VME J2/P2 backplane SRSP 1 SRSP 2 SRSP 3 SRSP 4 SRSP 5 SRSP 6 Clock and control Muon sorter SRSP 7 SRSP 8 SRSP 9 SRSP 10 SRSP 11 SRSP 12 Signals specified, routing to commence Custom GTLP 6U backplane Jay Hauser, Fermilab Director s Review, Apr. 30,
30 Mirror CSC DAQ Path OSU now plans 20 slices to equalize bandwidth 15 optical fibers CSC DDU designed by Ohio State Univ. 36 Sector Processors send L1 data 12 optical fibers DDU SLINK + 1 Jay Hauser, Fermilab Director s Review, Apr. 30,
31 CSC Trigger Status/Plans Prototype 1 tests now complete Prototype 2 and production follow EMU components to optimize technology MPC, SP, CCC modules, backplane* milestones: Apr-02 Prototype 2 designs done Freeze CSC-DT interface Determine DDU compatibility with OSU module for EMU Nov-02 Prototype 2 construction done Apr-03 Prototype 2 testing done Sep-03 Final designs done Oct-04 Production done Apr-05 Installation done (*backplane schedule ~3 months ahead of above dates to provide platform for testing and integration) Muon Sorter module: only 1, design by Jan-04 Jay Hauser, Fermilab Director s Review, Apr. 30,
32 CSC 02 Milestones Syst. Item Action Date Status Comment CSC Bckpl Specified Dec-01 Done OK CSC Bckpl Proto done Jun-02 Delay: Aug-02 OK CSC CCB Proto done Jun-02 Delay: Aug-02 OK CSC SR/SP Proto done Sep-02 Delay: Nov-02 OK CSC Bckpl Proto tested Sep-02 Delay: Apr-03 OK CSC MPC Proto done Sep-02 OK CSC CCB Proto tested Sep-02 Delay: Apr-03 OK Jay Hauser, Fermilab Director s Review, Apr. 30,
33 Personnel Professors Darin Acosta (Florida), Robert Cousins (UCLA), Jay Hauser (UCLA), Paul Padley (Rice) Postdocs Song Ming Wang (Florida), Benn Tannenbaum (UCLA), Slava Valouev (UCLA) Students Bobby Scurlock (Florida),Jason Mumford (UCLA) Engineers JK (UCLA), Alex Madorsky (Florida), Mike Matveev (Rice), Ted Nussbaum (Rice) Collaborating engineers (all PNPI) Victor Golovtsov, Lev Uvarov Jay Hauser, Fermilab Director s Review, Apr. 30,
34 Coordination and Oversight Four institutions: Rice, UCLA, UF, UW Central link to all documentation: Monthly progress reports Videoconferences ~6 weeks 2-day meetings 3x or 4x per year, rotate between Rice, UCLA, and UF, minutes posted UF, March 22-23, 2002 UCLA, Dec , 2001 Rice, Aug 14-15, 2001 etc Jay Hauser, Fermilab Director s Review, Apr. 30,
35 Conclusions First Track Finder system prototyped successfully in Fall 2000 Exact match to CMS OO simulation package Second generation pre-production prototype is well underway with significant improvements Present and future activities 2001: R&D on optical links, FPGA logic, memory look-ups, backplane technology, and DAQ readout 2002: build the 2 nd generation prototype 2003: test with multiple CSC chambers, cosmic rays and/or structured beam, tweaks for final design (if necessary) 2004: full production 2005: installation No trouble expected: all-digital system with off-the-shelf components, well-defined internal and external interfaces, and a stable and capable engineering team Jay Hauser, Fermilab Director s Review, Apr. 30,
WBS Trigger. Wesley Smith, U. Wisconsin CMS Trigger Project Manager. DOE/NSF Review April 11, 2000
WBS 3.1 - Trigger Wesley Smith, U. Wisconsin CMS Trigger Project Manager DOE/NSF Review April 11, 2000 US CMS DOE/NSF Review, April 11-13, 2000 1 Outline Overview of Calorimeter Trigger Calorimeter Trigger
More informationStatus of the CSC Track-Finder
Status of the CSC Track-Finder D. Acosta, S.M. Wang University of Florida A.Atamanchook, V.Golovstov, B.Razmyslovich PNPI CSC Muon Trigger Scheme Strip FE cards Strip LCT card CSC Track-Finder LCT Motherboard
More informationTest Beam Wrap-Up. Darin Acosta
Test Beam Wrap-Up Darin Acosta Agenda Darin/UF: General recap of runs taken, tests performed, Track-Finder issues Martin/UCLA: Summary of RAT and RPC tests, and experience with TMB2004 Stan(or Jason or
More informationUS CMS Endcap Muon. Regional CSC Trigger System WBS 3.1.1
WBS Dictionary/Basis of Estimate Documentation US CMS Endcap Muon Regional CSC Trigger System WBS 3.1.1-1- 1. INTRODUCTION 1.1 The CMS Muon Trigger System The CMS trigger and data acquisition system is
More informationTrigger Report. Wesley H. Smith CMS Trigger Project Manager Report to Steering Committee February 23, 2004
Trigger Report Wesley H. Smith CMS Trigger Project Manager Report to Steering Committee February 23, 2004 Outline: Calorimeter Triggers Muon Triggers Global Triggers The pdf file of this talk is available
More informationTrigger Cost & Schedule
Trigger Cost & Schedule Wesley Smith, U. Wisconsin CMS Trigger Project Manager DOE/NSF Review May 9, 2001 1 Baseline L4 Trigger Costs From April '00 Review -- 5.69 M 3.96 M 1.73 M 2 Calorimeter Trig. Costs
More information12 Cathode Strip Chamber Track-Finder
CMS Trigger TDR DRAFT 12 Cathode Strip Chamber Track-Finder 12 Cathode Strip Chamber Track-Finder 12.1 Requirements 12.1.1 Physics Requirements The L1 trigger electronics of the CMS muon system must measure
More informationCSC Data Rates, Formats and Calibration Methods
CSC Data Rates, Formats and Calibration Methods D. Acosta University of Florida With most information collected from the The Ohio State University PRS March Milestones 1. Determination of calibration methods
More informationSynchronization of the CMS Cathode Strip Chambers
Synchronization of the CMS Cathode Strip Chambers G. Rakness a, J. Hauser a, D. Wang b a) University of California, Los Angeles b) University of Florida Gregory.Rakness@cern.ch Abstract The synchronization
More informationDick Loveless. 20 November 2008 SLHC Workshop. Dick Loveless SLHC Workshop 20 Nov
ME4/2 Integration Dick Loveless 20 November 2008 SLHC Workshop Dick Loveless SLHC Workshop 20 Nov 2008 1 CMS Endcap Dick Loveless SLHC Workshop 20 Nov 2008 2 ME4/2 Upgrade Dick Loveless SLHC Workshop 20
More informationWBS Trigger. Wesley Smith, U. Wisconsin CMS Trigger Project Manager. DOE/NSF Review February 17, 1999
WBS 3.1 - Trigger Wesley Smith, U. Wisconsin MS Trigger Project Manager DOE/NSF Review February 17, 1999 1 Outline Overview of alorimeter and Muon Triggers ost Drivers Organization Status and Technical
More informationLocal Trigger Electronics for the CMS Drift Tubes Muon Detector
Amsterdam, 1 October 2003 Local Trigger Electronics for the CMS Drift Tubes Muon Detector Presented by R.Travaglini INFN-Bologna Italy CMS Drift Tubes Muon Detector CMS Barrel: 5 wheels Wheel : Azimuthal
More informationOptical Link Evaluation Board for the CSC Muon Trigger at CMS
Optical Link Evaluation Board for the CSC Muon Trigger at CMS 04/04/2001 User s Manual Rice University, Houston, TX 77005 USA Abstract The main goal of the design was to evaluate a data link based on Texas
More informationReview of the CMS muon detector system
1 Review of the CMS muon detector system E. Torassa a a INFN sez. di Padova, Via Marzolo 8, 35131 Padova, Italy The muon detector system of CMS consists of 3 sub detectors, the barrel drift tube chambers
More informationGlobal Trigger Trigger meeting 27.Sept 00 A.Taurok
Global Trigger Trigger meeting 27.Sept 00 A.Taurok Global Trigger Crate GT crate VME 9U Backplane 4 MUONS parallel CLOCK, BC_Reset... READOUT _links PSB 12 PSB 12 24 4 6 GT MU 6 GT MU PSB 12 PSB 12 PSB
More informationTTC Interface Module for ATLAS Read-Out Electronics: Final production version based on Xilinx FPGA devices
Physics & Astronomy HEP Electronics TTC Interface Module for ATLAS Read-Out Electronics: Final production version based on Xilinx FPGA devices LECC 2004 Matthew Warren warren@hep.ucl.ac.uk Jon Butterworth,
More informationSector Processor to Detector Dependent Unit Interface
Sector Processor to Detector Dependent Unit Interface Petersburg Nuclear Physics Institute / University of Florida Version 1.1 October 18, 2001 Introduction The Sector Processor (SP) reconstructs tracks
More informationBeam Test Results and ORCA validation for CMS EMU CSC front-end electronics N. Terentiev
Beam Test Results and ORCA validation for CMS EMU CSC front-end electronics US N. Terentiev Carnegie Mellon University CMS EMU Meeting, CERN June 18, 2005 Outline Motivation. CSC cathode strip pulse shape
More informationCMS Note Mailing address: CMS CERN, CH-1211 GENEVA 23, Switzerland
Available on CMS information server CMS NOTE 2007/000 The Compact Muon Solenoid Experiment CMS Note Mailing address: CMS CERN, CH-1211 GENEVA 23, Switzerland DRAFT 23 Oct. 2007 The CMS Drift Tube Trigger
More informationThe CMS Drift Tube Trigger Track Finder
Preprint typeset in JINST style - HYPER VERSION The CMS Drift Tube Trigger Track Finder J. Erö, Ch. Deldicque, M. Galánthay, H. Bergauer, M. Jeitler, K. Kastner, B. Neuherz, I. Mikulec, M. Padrta, H. Rohringer,
More informationThe CMS Detector Status and Prospects
The CMS Detector Status and Prospects Jeremiah Mans On behalf of the CMS Collaboration APS April Meeting --- A Compact Muon Soloniod Philosophy: At the core of the CMS detector sits a large superconducting
More informationWBS Calorimeter Trigger. Wesley Smith, U. Wisconsin CMS Trigger Project Manager. DOE/NSF Review April 12, 2000
WBS 3.1.2 - Calorimeter Trigger Wesley Smith, U. Wisconsin CMS Trigger Project Manager DOE/NSF Review April 12, 2000 1 Calorimeter Electronics Interface Calorimeter Trigger Overview 4K 1.2 Gbaud serial
More informationCMS Conference Report
Available on CMS information server CMS CR 1997/017 CMS Conference Report 22 October 1997 Updated in 30 March 1998 Trigger synchronisation circuits in CMS J. Varela * 1, L. Berger 2, R. Nóbrega 3, A. Pierce
More informationCGEM-IT project update
BESIII Physics and Software Workshop Beihang University February 20-23, 2014 CGEM-IT project update Gianluigi Cibinetto (INFN Ferrara) on behalf of the CGEM group Outline Introduction Mechanical development
More informationIPRD06 October 2nd, G. Cerminara on behalf of the CMS collaboration University and INFN Torino
IPRD06 October 2nd, 2006 The Drift Tube System of the CMS Experiment on behalf of the CMS collaboration University and INFN Torino Overview The CMS muon spectrometer and the Drift Tube (DT) system the
More informationPaul Rubinov Fermilab Front End Electronics. May 2006 Perugia, Italy
Minerva Electronics and the Trip-T Paul Rubinov Fermilab Front End Electronics May 2006 Perugia, Italy 1 Outline Minerva Electronics and the TriP-t Minerva TriP-t The concept for Minerva Overview and status
More informationCommissioning and Performance of the ATLAS Transition Radiation Tracker with High Energy Collisions at LHC
Commissioning and Performance of the ATLAS Transition Radiation Tracker with High Energy Collisions at LHC 1 A L E J A N D R O A L O N S O L U N D U N I V E R S I T Y O N B E H A L F O F T H E A T L A
More informationPIXEL2000, June 5-8, FRANCO MEDDI CERN-ALICE / University of Rome & INFN, Italy. For the ALICE Collaboration
PIXEL2000, June 5-8, 2000 FRANCO MEDDI CERN-ALICE / University of Rome & INFN, Italy For the ALICE Collaboration CONTENTS: Introduction: Physics Requirements Design Considerations Present development status
More informationThe ATLAS Tile Calorimeter, its performance with pp collisions and its upgrades for high luminosity LHC
The ATLAS Tile Calorimeter, its performance with pp collisions and its upgrades for high luminosity LHC Tomas Davidek (Charles University), on behalf of the ATLAS Collaboration Tile Calorimeter Sampling
More informationALICE Muon Trigger upgrade
ALICE Muon Trigger upgrade Context RPC Detector Status Front-End Electronics Upgrade Readout Electronics Upgrade Conclusions and Perspectives Dr Pascal Dupieux, LPC Clermont, QGPF 2013 1 Context The Muon
More informationS.Cenk Yıldız on behalf of ATLAS Muon Collaboration. Topical Workshop on Electronics for Particle Physics, 28 September - 2 October 2015
THE ATLAS CATHODE STRIP CHAMBERS A NEW ATLAS MUON CSC READOUT SYSTEM WITH SYSTEM ON CHIP TECHNOLOGY ON ATCA PLATFORM S.Cenk Yıldız on behalf of ATLAS Muon Collaboration University of California, Irvine
More informationCathode FE Board. The Ohio State University University of California Davis University of California Los Angeles CERN
US Cathode FE Board The Ohio State University University of California Davis University of California Los Angeles CERN Cathode FE Board MUX Mature Board - Only Small changes over last 3 Years! 96 Channels
More informationarxiv:hep-ex/ v1 27 Nov 2003
arxiv:hep-ex/0311058v1 27 Nov 2003 THE ATLAS TRANSITION RADIATION TRACKER V. A. MITSOU European Laboratory for Particle Physics (CERN), EP Division, CH-1211 Geneva 23, Switzerland E-mail: Vasiliki.Mitsou@cern.ch
More informationTHE DIAGNOSTICS BACK END SYSTEM BASED ON THE IN HOUSE DEVELOPED A DA AND A D O BOARDS
THE DIAGNOSTICS BACK END SYSTEM BASED ON THE IN HOUSE DEVELOPED A DA AND A D O BOARDS A. O. Borga #, R. De Monte, M. Ferianis, L. Pavlovic, M. Predonzani, ELETTRA, Trieste, Italy Abstract Several diagnostic
More informationFront End Electronics
CLAS12 Ring Imaging Cherenkov (RICH) Detector Mid-term Review Front End Electronics INFN - Ferrara Matteo Turisini 2015 October 13 th Overview Readout requirements Hardware design Electronics boards Integration
More informationBABAR IFR TDC Board (ITB): requirements and system description
BABAR IFR TDC Board (ITB): requirements and system description Version 1.1 November 1997 G. Crosetti, S. Minutoli, E. Robutti I.N.F.N. Genova 1. Timing measurement with the IFR Accurate track reconstruction
More informationKEK. Belle2Link. Belle2Link 1. S. Nishida. S. Nishida (KEK) Nov.. 26, Aerogel RICH Readout
S. Nishida KEK Nov 26, 2010 1 Introduction (Front end electronics) ASIC (SA) Readout (Digital Part) HAPD (144ch) Preamp Shaper Comparator L1 buffer DAQ group Total ~ 500 HAPDs. ASIC: 36ch per chip (i.e.
More informationADF-2 Production Readiness Review
ADF-2 Production Readiness Review Presented by D. Edmunds 11-FEB-2005 The ADF-2 circuit board is part of the new Run IIB Level 1 Calorimeter Trigger. The purpose of this note is to provide the ADF-2 Production
More informationDesign, Realization and Test of a DAQ chain for ALICE ITS Experiment. S. Antinori, D. Falchieri, A. Gabrielli, E. Gandolfi
Design, Realization and Test of a DAQ chain for ALICE ITS Experiment S. Antinori, D. Falchieri, A. Gabrielli, E. Gandolfi Physics Department, Bologna University, Viale Berti Pichat 6/2 40127 Bologna, Italy
More informationThe Read-Out system of the ALICE pixel detector
The Read-Out system of the ALICE pixel detector Kluge, A. for the ALICE SPD collaboration CERN, CH-1211 Geneva 23, Switzerland Abstract The on-detector electronics of the ALICE silicon pixel detector (nearly
More informationT1 Electronic Design Review
T1 Electronic Design Review Saverio Minutoli Talk overview: INFN Genova 7 March 2006 T1 detector structure CSC lab measures Radiation environment Anode FE system overview Anode vs VFAT measures Cathode
More informationA pixel chip for tracking in ALICE and particle identification in LHCb
A pixel chip for tracking in ALICE and particle identification in LHCb K.Wyllie 1), M.Burns 1), M.Campbell 1), E.Cantatore 1), V.Cencelli 2) R.Dinapoli 3), F.Formenti 1), T.Grassi 1), E.Heijne 1), P.Jarron
More informationFront End Electronics
CLAS12 Ring Imaging Cherenkov (RICH) Detector Mid-term Review Front End Electronics INFN - Ferrara Matteo Turisini 2015 October 13 th Overview Readout requirements Hardware design Electronics boards Integration
More informationSTUDY OF ANODE SELF-TRIGGER ABILITY OF ME1/1 CMS ENDCAP CATHODE STRIP CHAMBER
Ó³ Ÿ. 2007.. 4, º 3(139).. 428Ä433 Œ ˆŠ ˆ ˆ Š ƒ Š ˆŒ STUDY OF ANODE SELF-TRIGGER ABILITY OF ME1/1 CMS ENDCAP CATHODE STRIP CHAMBER I. A. Golutvin, N. V. Gorbunov, V. Yu. Karjavin, V. S. Khabarov, P. V.
More informationli, o p a f th ed lv o v ti, N sca reb g s In tio, F, Z stitu e tests o e O v o d a eters sin u i P r th e d est sezio tefa ectro lity stem l su
Design and prototype tests of the system for the OPERA spectrometers Stefano Dusini INFN sezione di Padova Outline OPERA Detector Inner Tracker Design Mechanical support Gas & HV Production and Quality
More informationStudy of the performances of the ALICE muon spectrometer
Study of the performances of the ALICE muon spectrometer Blanc Aurélien, December 2008 PhD description Study of the performances of the ALICE muon spectrometer instrumentation/detection. Master Physique
More informationBABAR IFR TDC Board (ITB): system design
BABAR IFR TDC Board (ITB): system design Version 1.1 12 december 1997 G. Crosetti, S. Minutoli, E. Robutti I.N.F.N. Genova 1. Introduction TDC readout of the IFR will be used during BABAR data taking to
More informationDesign of the Level-1 Global Calorimeter Trigger
Design of the Level-1 Global Calorimeter Trigger For I reckon that the sufferings of this present time are not worthy to be compared with the glory which shall be revealed to us The epistle of Paul the
More informationDAQ Systems in Hall A
CODA Users Workshop Data Acquisition at Jefferson Lab Newport News June 7, 2004 DAQ Systems in Hall A Overview of Hall A Standard Equipment: HRS, Beamline,... Parity Experiments Third Arms: BigBite, RCS
More informationThe Status of the ATLAS Inner Detector
The Status of the ATLAS Inner Detector Introduction Hans-Günther Moser for the ATLAS Collaboration Outline Tracking in ATLAS ATLAS ID Pixel detector Silicon Tracker Transition Radiation Tracker System
More informationThe Readout Architecture of the ATLAS Pixel System
The Readout Architecture of the ATLAS Pixel System Roberto Beccherle / INFN - Genova E-mail: Roberto.Beccherle@ge.infn.it Copy of This Talk: http://www.ge.infn.it/atlas/electronics/home.html R. Beccherle
More informationTests of the boards generating the CMS ECAL Trigger Primitives: from the On-Detector electronics to the Off-Detector electronics system
Tests of the boards generating the CMS ECAL Trigger Primitives: from the On-Detector electronics to the Off-Detector electronics system P. Paganini, M. Bercher, P. Busson, M. Cerutti, C. Collard, A. Debraine,
More informationTRT Software Activities
TRT Software Activities - 08/14/2009 SPLASH EVENT IN THE TRT I will mainly focus on the activities where the Duke group is more directly involved 1 TRT SW Offline Duke Group heavily involved in several
More informationThe Alice Silicon Pixel Detector (SPD) Peter Chochula for the Alice Pixel Collaboration
The Alice Silicon Pixel Detector (SPD) Peter Chochula for the Alice Pixel Collaboration The Alice Pixel Detector R 1 =3.9 cm R 2 =7.6 cm Main Physics Goal Heavy Flavour Physics D 0 K π+ 15 days Pb-Pb data
More informationProgress Update FDC Prototype Test Stand Development Upcoming Work
Progress Update FDC Prototype Test Stand Development Upcoming Work Progress Update OU GlueX postdoc position filled. Simon Taylor joins our group July 1, 2004 Position funded jointly by Ohio University
More informationPaul Dauncey For the CALICE-UK electronics group. A. Baird, D. Bowerman, P. Dauncey, R. Halsall, M. Postranecky, M.Warren, O.
ECAL Readout Paul Dauncey For the CALICE-UK electronics group A. Baird, D. Bowerman, P. Dauncey, R. Halsall, M. Postranecky, M.Warren, O. Zorba 8 December 2004 Paul Dauncey 1 CALICE Readout (ECAL) Card
More informationThe TRIGGER/CLOCK/SYNC Distribution for TJNAF 12 GeV Upgrade Experiments
1 1 1 1 1 1 1 1 0 1 0 The TRIGGER/CLOCK/SYNC Distribution for TJNAF 1 GeV Upgrade Experiments William GU, et al. DAQ group and Fast Electronics group Thomas Jefferson National Accelerator Facility (TJNAF),
More informationDT Trigger Server: Milestone D324 : Sep99 TSM (ASIC) 1st prototype
DT Trigger Server: Sorting Step 2: Track Sorter Master Milestone D324 : Sep99 TSM (ASIC) 1st prototype work of : M.D., I.Lax, C.Magro, A.Montanari, F.Odorici, G.Torromeo, R.Travaglini, M.Zuffa (INFN\Bologna)
More informationDesign and Implementation of an AHB VGA Peripheral
Design and Implementation of an AHB VGA Peripheral 1 Module Overview Learn about VGA interface; Design and implement an AHB VGA peripheral; Program the peripheral using assembly; Lab Demonstration. System
More informationFRANCO MEDDI CERN-ALICE / University of Rome & INFN, Italy. For the ALICE Collaboration
PIXEL2000, June 5-8, 2000 FRANCO MEDDI CERN-ALICE / University of Rome & INFN, Italy For the ALICE Collaboration JUNE 5-8,2000 PIXEL2000 1 CONTENTS: Introduction: Physics Requirements Design Considerations
More informationSuperFRS GEM-TPC Development Status Report
SuperFRS GEM-TPC Development Status Report COLLABORATORS F. García, R. Turpeinen, J. Heino, A. Karadzhinova, E. Tuominen, R. Lauhakangas Helsinki Institute of Physics University of Helsinki - Finland R.
More informationCMS Upgrade Activities
CMS Upgrade Activities G. Eckerlin DESY WA, 1. Feb. 2011 CMS @ LHC CMS Upgrade Phase I CMS Upgrade Phase II Infrastructure Conclusion DESY-WA, 1. Feb. 2011 G. Eckerlin 1 The CMS Experiments at the LHC
More informationElectronics procurements
Electronics procurements 24 October 2014 Geoff Hall Procurements from CERN There are a wide range of electronics items procured by CERN but we are familiar with only some of them Probably two main categories:
More informationL11/12: Reconfigurable Logic Architectures
L11/12: Reconfigurable Logic Architectures Acknowledgements: Materials in this lecture are courtesy of the following people and used with permission. - Randy H. Katz (University of California, Berkeley,
More informationAn FPGA based Topological Processor Prototype for the ATLAS Level-1 Trigger Upgrade
Preprint typeset in JINST style - HYPER VERSION An FPGA based Topological Processor Prototype for the ATLAS Level-1 Trigger Upgrade Bruno Bauss, Volker Büscher, Reinhold Degele, Weina Ji, Sebastian Moritz,
More informationSuperB- DCH. Servizio Ele<ronico Laboratori FrascaA
1 Outline 2 DCH FEE Constraints/Estimate & Main Blocks front- end main blocks Constraints & EsAmate Trigger rate (150 khz) Trigger/DAQ data format I/O BW Trigger Latency Minimum trigger spacing. Chamber
More informationPEP-II longitudinal feedback and the low groupdelay. Dmitry Teytelman
PEP-II longitudinal feedback and the low groupdelay woofer Dmitry Teytelman 1 Outline I. PEP-II longitudinal feedback and the woofer channel II. Low group-delay woofer topology III. Why do we need a separate
More informationBEMC electronics operation
Appendix A BEMC electronics operation The tower phototubes are powered by CockroftWalton (CW) bases that are able to keep the high voltage up to a high precision. The bases are programmed through the serial
More informationFRONT-END AND READ-OUT ELECTRONICS FOR THE NUMEN FPD
FRONT-END AND READ-OUT ELECTRONICS FOR THE NUMEN FPD D. LO PRESTI D. BONANNO, F. LONGHITANO, D. BONGIOVANNI, S. REITO INFN- SEZIONE DI CATANIA D. Lo Presti, NUMEN2015 LNS, 1-2 December 2015 1 OVERVIEW
More informationCommissioning of the ATLAS Transition Radiation Tracker (TRT)
Commissioning of the ATLAS Transition Radiation Tracker (TRT) 11 th Topical Seminar on Innovative Particle and Radiation Detector (IPRD08) 3 October 2008 bocci@fnal.gov On behalf of the ATLAS TRT community
More informationFast Orbit Feedback at the SLS. Outline
Fast Orbit Feedback at the SLS 2nd Workshop on Beam Orbit Stabilisation (December4-6, 2002, SPring-8) T. Schilcher Outline Noise Sources at SLS Stability / System Requirements Fast Orbit Feedback Implementation
More informationThe Pixel Trigger System for the ALICE experiment
CERN, European Organization for Nuclear Research E-mail: gianluca.aglieri.rinella@cern.ch The ALICE Silicon Pixel Detector (SPD) data stream includes 1200 digital signals (Fast-OR) promptly asserted on
More informationElectronics for the CMS Muon Drift Tube Chambers: the Read-Out Minicrate.
Electronics for the CMS Muon Drift Tube Chambers: the Read-Out Minicrate. Cristina F. Bedoya, Jesús Marín, Juan Carlos Oller and Carlos Willmott. Abstract-- On the CMS experiment for LHC collider at CERN,
More informationAE16 DIGITAL AUDIO WORKSTATIONS
AE16 DIGITAL AUDIO WORKSTATIONS 1. Storage Requirements In a conventional linear PCM system without data compression the data rate (bits/sec) from one channel of digital audio will depend on the sampling
More informationOptical DAQ MotherBoard for the ME1/1 stations of the CMS muon endcap detector
29 th September 2013 ODMB user s manual Optical DAQ MotherBoard for the ME1/1 stations of the CMS muon endcap detector Firmware tag: V01-05 Manuel Franco Sevilla, Frank Golf, Guido Magazzù, Tom Danielson,
More informationCMS Tracker Synchronization
CMS Tracker Synchronization K. Gill CERN EP/CME B. Trocme, L. Mirabito Institut de Physique Nucleaire de Lyon Outline Timing issues in CMS Tracker Synchronization method Relative synchronization Synchronization
More informationCDA 4253 FPGA System Design FPGA Architectures. Hao Zheng Dept of Comp Sci & Eng U of South Florida
CDA 4253 FPGA System Design FPGA Architectures Hao Zheng Dept of Comp Sci & Eng U of South Florida FPGAs Generic Architecture Also include common fixed logic blocks for higher performance: On-chip mem.
More informationStatus of readout electronic design in MOST1
Status of readout electronic design in MOST1 Na WANG, Ke WANG, Zhenan LIU, Jia TAO On behalf of the Trigger Group (IHEP) Mini-workshop for CEPC MOST silicon project,23 November,2017,Beijing Outline Introduction
More informationEric Oberla Univ. of Chicago 15-Dec 2015
PSEC4 PSEC4a Eric Oberla Univ. of Chicago 15-Dec 2015 PSEC4 ---> PSEC4a :: overview PSEC4a 6 2-11 GSa/s 256 1024 (or 2048?) 100 (or 200) ns continuous OR 4x (or 8x) 25 ns snapshots [Multi-hit buffering]
More informationMinutes of the ALICE Technical Board, November 14 th, The draft minutes of the October 2013 TF meeting were approved without any changes.
Minutes of the ALICE Technical Board, November 14 th, 2013 ALICE MIN-2013-6 TB-2013 Date 14.11.2013 1. Minutes The draft minutes of the October 2013 TF meeting were approved without any changes. 2. LS1
More informationATLAS Pixel Subsystem and Simulation
ATLAS Pixel Subsystem and Simulation Charles Young On behalf of the SLAC ATLAS Team Annual DOE HEP Program Review (June 2007) 6/13/07 C. Young (Pixels and Simulation in ATLAS) 1 The Pixel Subsystem Basic
More informationLHCb and its electronics. J. Christiansen On behalf of the LHCb collaboration
LHCb and its electronics J. Christiansen On behalf of the LHCb collaboration Physics background CP violation necessary to explain matter dominance B hadron decays good candidate to study CP violation B
More informationUpdate on DAQ for 12 GeV Hall C
Update on DAQ for 12 GeV Hall C Brad Sawatzky Hall C Winter User Group Meeting Jan 20, 2017 SHMS/HMS Trigger/Electronics H. Fenker 2 SHMS / HMS Triggers SCIN = 3/4 hodoscope planes CER = Cerenkov(s) STOF
More informationL12: Reconfigurable Logic Architectures
L12: Reconfigurable Logic Architectures Acknowledgements: Materials in this lecture are courtesy of the following sources and are used with permission. Frank Honore Prof. Randy Katz (Unified Microelectronics
More informationwith Low Cost and Low Material Budget
Gaseous Beam Position Detectors, with Low Cost and Low Material Budget Gyula Bencédi on behalf of the REGaRD group MTA KFKI RMKI, ELTE November 29, 2011, Outline Physics Motivation Newish MWPCs, the Close
More informationEECS150 - Digital Design Lecture 12 - Video Interfacing. Recap and Outline
EECS150 - Digital Design Lecture 12 - Video Interfacing Oct. 8, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy of Prof. John
More informationDT9834 Series High-Performance Multifunction USB Data Acquisition Modules
DT9834 Series High-Performance Multifunction USB Data Acquisition Modules DT9834 Series High Performance, Multifunction USB DAQ Key Features: Simultaneous subsystem operation on up to 32 analog input channels,
More informationLatest Timing System Developments
Latest Timing System Developments Jukka Pietarinen EPICS Collaboration Meeting Shanghai March 2008 25.4.2007 Register Map Changes (new register mapping) CompactPCI boards implement new register mapping
More informationLHCb and its electronics.
LHCb and its electronics. J. Christiansen, CERN On behalf of the LHCb collaboration jorgen.christiansen@cern.ch Abstract The general architecture of the electronics systems in the LHCb experiment is described
More informationStatus Radial Services and cable tray. 1) Holes, Flexrails, WireMesh Ctray.
Status Radial Services and cable tray. 1) Holes, Flexrails, WireMesh Ctray. Status. Tapered holes for wire mesh Ctray, flexrails, grond, patch panels and thermal screen supports. Completed on all the wheels.
More informationElectronics Status and Upgrade Opportunities for Flash ADC and 12GeV Trigger Hardware
Electronics Status and Upgrade Opportunities for Flash ADC and 12GeV Trigger Hardware R. Chris Cuevas Group Leader Fast Electronics NPS Collaboration Meeting Jefferson Lab 14-November-2013 Page 1 OUTLINE
More informationFPGA Design. Part I - Hardware Components. Thomas Lenzi
FPGA Design Part I - Hardware Components Thomas Lenzi Approach We believe that having knowledge of the hardware components that compose an FPGA allow for better firmware design. Being able to visualise
More informationDrift Tubes as Muon Detectors for ILC
Drift Tubes as Muon Detectors for ILC Dmitri Denisov Fermilab Major specifications for muon detectors D0 muon system tracking detectors Advantages and disadvantages of drift chambers as muon detectors
More informationThe Silicon Pixel Detector (SPD) for the ALICE Experiment
The Silicon Pixel Detector (SPD) for the ALICE Experiment V. Manzari/INFN Bari, Italy for the SPD Project in the ALICE Experiment INFN and Università Bari, Comenius University Bratislava, INFN and Università
More informationThe Readout Architecture of the ATLAS Pixel System. 2 The ATLAS Pixel Detector System
The Readout Architecture of the ATLAS Pixel System Roberto Beccherle, on behalf of the ATLAS Pixel Collaboration Istituto Nazionale di Fisica Nucleare, Sez. di Genova Via Dodecaneso 33, I-646 Genova, ITALY
More informationEECS150 - Digital Design Lecture 2 - CMOS
EECS150 - Digital Design Lecture 2 - CMOS January 23, 2003 John Wawrzynek Spring 2003 EECS150 - Lec02-CMOS Page 1 Outline Overview of Physical Implementations CMOS devices Announcements/Break CMOS transistor
More informationJ-PARC timing system
J-PARC timing system N.Kamikubota, N.Kikuzawa J-PARC / KEK and JAEA 2015.10.17 at timing workshop Facts in short 1. J-PARC is an accelerator complex located in Ibaraki, Japan 1. Rapid cycle: LI(400MeV
More informationAnode Front-End Electronics for the Cathode Strip Chambers of the CMS Endcap Muon Detector
Available on CMS information server CMS NOTE 2004/003 January 27, 2004 Anode Front-End Electronics for the Cathode Strip Chambers of the CMS Endcap Muon Detector T. Ferguson, N. Terentiev, I. Vorobiev
More informationA new Scintillating Fibre Tracker for LHCb experiment
A new Scintillating Fibre Tracker for LHCb experiment Alexander Malinin, NRC Kurchatov Institute on behalf of the LHCb-SciFi-Collaboration Instrumentation for Colliding Beam Physics BINP, Novosibirsk,
More informationAIDA Update. presented by Tom Davinson on behalf of the AIDA collaboration (Edinburgh Liverpool STFC DL & RAL)
AIDA Update presented by Tom Davinson on behalf of the AIDA collaboration (Edinburgh Liverpool STFC DL & RAL) Tom Davinson School of Physics & Astronomy The University of Edinburgh AIDA: Introduction Advanced
More information