DT Trigger Server: Milestone D324 : Sep99 TSM (ASIC) 1st prototype
|
|
- Coleen Horton
- 5 years ago
- Views:
Transcription
1 DT Trigger Server: Sorting Step 2: Track Sorter Master Milestone D324 : Sep99 TSM (ASIC) 1st prototype work of : M.D., I.Lax, C.Magro, A.Montanari, F.Odorici, G.Torromeo, R.Travaglini, M.Zuffa (INFN\Bologna) CMS\TRIDAS\Nov.,1999 M.Dallavalle\INFN\Bologna 1
2 DT on-chamber trigger electronics Muon DT chamber BTI TRACO TRACO BTI Trigger Server TSS TSM TSS Track 1 & 2 to MTTF O TSM is the last element o is a prinpipal requirement O a total of only 250 TSMs CMS\TRIDAS\Nov.,1999 M.Dallavalle\INFN\Bologna 2
3 Track Sorter Master requirements DT Trigger Server is a two-stage sorting tree (TSS+TSM). It collects track-segment candidates and outputs for Track Finding. Dimuon physics requires high quality for second segment. O Suppress noise and ghosts O detect and treat out-of-bx segments CMS\TRIDAS\Nov.,1999 M.Dallavalle\INFN\Bologna 3
4 Track Sorter Master requirements BX Tx 2 x 7 selected tracks Input B1 Data Mux & store Trk1&2 Input B2 Data Output Trk1 Mux & output Trk2 Track1 Track2 BX Select Select 2 x 7 TSS outputs Input B1 PRWs Noise & ghosts suppression Sort and store best 2 of B1 Input B2 PRWs Noise & ghosts suppression Sort and store best 2 of B2 Compare B1 & B2 Default mode. In back-up mode TSMD processing also includes sorting. CMS\TRIDAS\Nov.,1999 M.Dallavalle\INFN\Bologna 4
5 TSM I/O 4xDATA(24:0) TSMD0 I/O=141 24xCTRL,JTAG 7xPRW(12:0) TH1(7:0) TH2(7:0) TSMS I/O=168 Track1(24:0) Track2(24:0) TH(15:0) 3xDATA(24:0) TSMD1 I/O=116 TSM I/O=372+Vcc/G Each TSMD processes data from a half chamber TSMD redundancy TSMS can select two tracks in the same TSMD one track each TSMD CMS\TRIDAS\Nov.,1999 M.Dallavalle\INFN\Bologna 5
6 TSM architecture/technology options Architecture 1 TSMS-7w ASIC TSMD discr.comp 3 TSMS-4w ASIC 2 TSMD pasic 1 TSMS-7w pasic 2 TSMD pasic System cost (w/o PCB) System size Architecture robustness Latency Radiation hardness Prototyping cost Flexibility (proj-to-prot time) Design simplicity (ex:jtag) It is assumed TSMD0 = TSMD1. We favour a, which also allows more redundancy against failures. Two processing modes: Default: TSMS sorts on the TSS PRW infos and issues Selects that TSMDs use to output 2 tracks (2/0, 1/1, 0/2) -- Safe on failure of one TSMD Back-up: each TSMD sorts the best track among 4 and outputs one track -- Case of TSMS failure CMS\TRIDAS\Nov.,1999 M.Dallavalle\INFN\Bologna 6
7 TSM architecture/technology options Radiation tollerance: NASA TID tests antifuse technology shows rad-tolerant performance two possibilities: QuickLogic, Actel CMS\TRIDAS\Nov.,1999 M.Dallavalle\INFN\Bologna 7
8 pasic implementation: QuickLogic TSMS and TSMD0/1 implemented in 3 identical QL pasic3 QL3025-3PQ208C speed grade 3, 208 pins, PQFP, 174 I/O pins, 25K gates, 672 logic cells full JTAG four low-skew clock/control networks TSMS basic design completed. Used 90% of the chip resources. Sorting time within requirements. TSMD design for default mode is at simulation stage. Use 40% of chip resources. This will grow over 80% when back-up processing mode is implemented. CMS\TRIDAS\Nov.,1999 M.Dallavalle\INFN\Bologna 8
9 Test System: TSM test Board 6-layers PRW and DATA patterns and control bits provided through 3 Pattern Unit VME boards, 1 more Pattern Unit to read the output (LVDS). CMS\TRIDAS\Nov.,1999 M.Dallavalle\INFN\Bologna 9
10 Test System: Pattern Unit v.2 4K patterns of 128 VME board designed by I.Lax,F.Odorici CMS\TRIDAS\Nov.,1999 M.Dallavalle\INFN\Bologna 10
11 Test System set-up TSMS undergoing extensive tests. So far no major problem found. CMS\TRIDAS\Nov.,1999 M.Dallavalle\INFN\Bologna 11
12 JTAG Monitoring and Control TSM-TSS-TRACO-BTI are connected with a Parallel Interface (R.Martinelli) -- in program mode the data busses are reversed and access is given to the configuration/test registers the TSM interfaces with the DT chamber Controller. Details of the connection under study. CMS\TRIDAS\Nov.,1999 M.Dallavalle\INFN\Bologna 12
13 To-Do list Extensive test campaigne: performance in extreme conditions with final (un-homogeneous) cable lenghts validate two-processing mechanisms repeat for Actel implementation and further studies: possibility of two tracks out serially on one bus TSS-TSM communication in programming mode ( Parallel Interface ) and PRW bus driving conflicts neutron tests Proposed Milestones: May 2000: TSM prototype test results Nov 2000: full functionality TSM prototype CMS\TRIDAS\Nov.,1999 M.Dallavalle\INFN\Bologna 13
14 Conclusions The TSM architecture has been revised. The new architecture has a higher internal redundancy. The TSM functionality is distributed over three functional blocks which can be configured in several processing modes. A first prototype using 3 pasics QL3025-3PQ208 is under test Addenda: DT Trigger Server documentation: For the TSS: basic material in For the TSM: in preparation TSM design could be used also for DT Wedge and Barrel sorters CMS\TRIDAS\Nov.,1999 M.Dallavalle\INFN\Bologna 14
Local Trigger Electronics for the CMS Drift Tubes Muon Detector
Amsterdam, 1 October 2003 Local Trigger Electronics for the CMS Drift Tubes Muon Detector Presented by R.Travaglini INFN-Bologna Italy CMS Drift Tubes Muon Detector CMS Barrel: 5 wheels Wheel : Azimuthal
More informationGlobal Trigger Trigger meeting 27.Sept 00 A.Taurok
Global Trigger Trigger meeting 27.Sept 00 A.Taurok Global Trigger Crate GT crate VME 9U Backplane 4 MUONS parallel CLOCK, BC_Reset... READOUT _links PSB 12 PSB 12 24 4 6 GT MU 6 GT MU PSB 12 PSB 12 PSB
More informationStatus of the CSC Track-Finder
Status of the CSC Track-Finder D. Acosta, S.M. Wang University of Florida A.Atamanchook, V.Golovstov, B.Razmyslovich PNPI CSC Muon Trigger Scheme Strip FE cards Strip LCT card CSC Track-Finder LCT Motherboard
More informationDesign, Realization and Test of a DAQ chain for ALICE ITS Experiment. S. Antinori, D. Falchieri, A. Gabrielli, E. Gandolfi
Design, Realization and Test of a DAQ chain for ALICE ITS Experiment S. Antinori, D. Falchieri, A. Gabrielli, E. Gandolfi Physics Department, Bologna University, Viale Berti Pichat 6/2 40127 Bologna, Italy
More informationTrigger Report. Wesley H. Smith CMS Trigger Project Manager Report to Steering Committee February 23, 2004
Trigger Report Wesley H. Smith CMS Trigger Project Manager Report to Steering Committee February 23, 2004 Outline: Calorimeter Triggers Muon Triggers Global Triggers The pdf file of this talk is available
More informationA pixel chip for tracking in ALICE and particle identification in LHCb
A pixel chip for tracking in ALICE and particle identification in LHCb K.Wyllie 1), M.Burns 1), M.Campbell 1), E.Cantatore 1), V.Cencelli 2) R.Dinapoli 3), F.Formenti 1), T.Grassi 1), E.Heijne 1), P.Jarron
More informationPIXEL2000, June 5-8, FRANCO MEDDI CERN-ALICE / University of Rome & INFN, Italy. For the ALICE Collaboration
PIXEL2000, June 5-8, 2000 FRANCO MEDDI CERN-ALICE / University of Rome & INFN, Italy For the ALICE Collaboration CONTENTS: Introduction: Physics Requirements Design Considerations Present development status
More informationTrigger Cost & Schedule
Trigger Cost & Schedule Wesley Smith, U. Wisconsin CMS Trigger Project Manager DOE/NSF Review May 9, 2001 1 Baseline L4 Trigger Costs From April '00 Review -- 5.69 M 3.96 M 1.73 M 2 Calorimeter Trig. Costs
More informationUS CMS Endcap Muon. Regional CSC Trigger System WBS 3.1.1
WBS Dictionary/Basis of Estimate Documentation US CMS Endcap Muon Regional CSC Trigger System WBS 3.1.1-1- 1. INTRODUCTION 1.1 The CMS Muon Trigger System The CMS trigger and data acquisition system is
More informationCMS Note Mailing address: CMS CERN, CH-1211 GENEVA 23, Switzerland
Available on CMS information server CMS NOTE 2007/000 The Compact Muon Solenoid Experiment CMS Note Mailing address: CMS CERN, CH-1211 GENEVA 23, Switzerland DRAFT 23 Oct. 2007 The CMS Drift Tube Trigger
More informationProduct Update. JTAG Issues and the Use of RT54SX Devices
Product Update Revision Date: September 2, 999 JTAG Issues and the Use of RT54SX Devices BACKGROUND The attached paper authored by Richard B. Katz of NASA GSFC and J. J. Wang of Actel describes anomalies
More informationC8000. switch over & ducking
features Automatic or manual Switch Over or Fail Over in case of input level loss. Ducking of a main stereo or surround sound signal by a line level microphone or by a pre recorded announcement / ad input.
More informationField Programmable Gate Arrays (FPGAs)
Field Programmable Gate Arrays (FPGAs) Introduction Simulations and prototyping have been a very important part of the electronics industry since a very long time now. Before heading in for the actual
More informationScan. This is a sample of the first 15 pages of the Scan chapter.
Scan This is a sample of the first 15 pages of the Scan chapter. Note: The book is NOT Pinted in color. Objectives: This section provides: An overview of Scan An introduction to Test Sequences and Test
More informationALICE Muon Trigger upgrade
ALICE Muon Trigger upgrade Context RPC Detector Status Front-End Electronics Upgrade Readout Electronics Upgrade Conclusions and Perspectives Dr Pascal Dupieux, LPC Clermont, QGPF 2013 1 Context The Muon
More information12 Cathode Strip Chamber Track-Finder
CMS Trigger TDR DRAFT 12 Cathode Strip Chamber Track-Finder 12 Cathode Strip Chamber Track-Finder 12.1 Requirements 12.1.1 Physics Requirements The L1 trigger electronics of the CMS muon system must measure
More informationTrack Sorter Slave reference manual
Available on CMS information server CMS IN 2002/011 March 12, 2002 Track Sorter Slave reference manual A. Montanari, F. Odorici Istituto Nazionale di Fisica Nucleare, Sezione di Bologna, Italy Abstract
More informationWBS Calorimeter Trigger. Wesley Smith, U. Wisconsin CMS Trigger Project Manager. DOE/NSF Review April 12, 2000
WBS 3.1.2 - Calorimeter Trigger Wesley Smith, U. Wisconsin CMS Trigger Project Manager DOE/NSF Review April 12, 2000 1 Calorimeter Electronics Interface Calorimeter Trigger Overview 4K 1.2 Gbaud serial
More informationWBS Trigger. Wesley Smith, U. Wisconsin CMS Trigger Project Manager. DOE/NSF Review April 11, 2000
WBS 3.1 - Trigger Wesley Smith, U. Wisconsin CMS Trigger Project Manager DOE/NSF Review April 11, 2000 US CMS DOE/NSF Review, April 11-13, 2000 1 Outline Overview of Calorimeter Trigger Calorimeter Trigger
More informationFRANCO MEDDI CERN-ALICE / University of Rome & INFN, Italy. For the ALICE Collaboration
PIXEL2000, June 5-8, 2000 FRANCO MEDDI CERN-ALICE / University of Rome & INFN, Italy For the ALICE Collaboration JUNE 5-8,2000 PIXEL2000 1 CONTENTS: Introduction: Physics Requirements Design Considerations
More informationLHCb and its electronics. J. Christiansen On behalf of the LHCb collaboration
LHCb and its electronics J. Christiansen On behalf of the LHCb collaboration Physics background CP violation necessary to explain matter dominance B hadron decays good candidate to study CP violation B
More informationThe CMS Drift Tube Trigger Track Finder
Preprint typeset in JINST style - HYPER VERSION The CMS Drift Tube Trigger Track Finder J. Erö, Ch. Deldicque, M. Galánthay, H. Bergauer, M. Jeitler, K. Kastner, B. Neuherz, I. Mikulec, M. Padrta, H. Rohringer,
More informationDigital video interface - Gigabit video interface (GVIF) for multimedia systems
Digital video interface - Gigabit video interface (GVIF) for multimedia systems 2012-10-22 1 Oct. 22 2012 In-car Security Camera (Sensor) Background With the spread of car navigation, in-car entertainment
More informationThe Read-Out system of the ALICE pixel detector
The Read-Out system of the ALICE pixel detector Kluge, A. for the ALICE SPD collaboration CERN, CH-1211 Geneva 23, Switzerland Abstract The on-detector electronics of the ALICE silicon pixel detector (nearly
More informationMemec Spartan-II LC User s Guide
Memec LC User s Guide July 21, 2003 Version 1.0 1 Table of Contents Overview... 4 LC Development Board... 4 LC Development Board Block Diagram... 6 Device... 6 Clock Generation... 7 User Interfaces...
More informationFPGA Design with VHDL
FPGA Design with VHDL Justus-Liebig-Universität Gießen, II. Physikalisches Institut Ming Liu Dr. Sören Lange Prof. Dr. Wolfgang Kühn ming.liu@physik.uni-giessen.de Lecture Digital design basics Basic logic
More informationPerformance Modeling and Noise Reduction in VLSI Packaging
Performance Modeling and Noise Reduction in VLSI Packaging Ph.D. Defense Brock J. LaMeres University of Colorado October 7, 2005 October 7, 2005 Performance Modeling and Noise Reduction in VLSI Packaging
More informationRome group activity since last meeting (4)
OLYMPUS Collaboration DESY 30/August/2010 Rome group activity since last meeting (4) DESY 30/August/2010 Olympus Collaboration meeting Salvatore Frullani / INFN-Rome Sanità Group 1 GEM electronics: Outline
More informationEvaluation of an Optical Data Transfer System for the LHCb RICH Detectors.
Evaluation of an Optical Data Transfer System for the LHCb RICH Detectors. N.Smale, M.Adinolfi, J.Bibby, G.Damerell, C.Newby, L.Somerville, N.Harnew, S.Topp-Jorgensen; University of Oxford, UK V.Gibson,
More informationThe ATLAS Tile Calorimeter, its performance with pp collisions and its upgrades for high luminosity LHC
The ATLAS Tile Calorimeter, its performance with pp collisions and its upgrades for high luminosity LHC Tomas Davidek (Charles University), on behalf of the ATLAS Collaboration Tile Calorimeter Sampling
More informationSuperB- DCH. Servizio Ele<ronico Laboratori FrascaA
1 Outline 2 DCH FEE Constraints/Estimate & Main Blocks front- end main blocks Constraints & EsAmate Trigger rate (150 khz) Trigger/DAQ data format I/O BW Trigger Latency Minimum trigger spacing. Chamber
More informationVLSI Chip Design Project TSEK06
VLSI Chip Design Project TSEK06 Project Description and Requirement Specification Version 1.1 Project: High Speed Serial Link Transceiver Project number: 4 Project Group: Name Project members Telephone
More informationClock Networks in the ArcticLink Solution Platform
Clock Networks in the ArcticLink Solution Platform QuickLogic Application Note 92 Introduction The ability to provide robust clocking to various logic elements in a device is critical. Poor clock networks
More informationCMS Conference Report
Available on CMS information server CMS CR 1997/017 CMS Conference Report 22 October 1997 Updated in 30 March 1998 Trigger synchronisation circuits in CMS J. Varela * 1, L. Berger 2, R. Nóbrega 3, A. Pierce
More informationDEDICATED TO EMBEDDED SOLUTIONS
DEDICATED TO EMBEDDED SOLUTIONS DESIGN SAFE FPGA INTERNAL CLOCK DOMAIN CROSSINGS ESPEN TALLAKSEN DATA RESPONS SCOPE Clock domain crossings (CDC) is probably the worst source for serious FPGA-bugs that
More informationDescription of the Synchronization and Link Board
Available on CMS information server CMS IN 2005/007 March 8, 2005 Description of the Synchronization and Link Board ECAL and HCAL Interface to the Regional Calorimeter Trigger Version 3.0 (SLB-S) PMC short
More informationFuture of Analog Design and Upcoming Challenges in Nanometer CMOS
Future of Analog Design and Upcoming Challenges in Nanometer CMOS Greg Taylor VLSI Design 2010 Outline Introduction Logic processing trends Analog design trends Analog design challenge Approaches Conclusion
More informationLogic Devices for Interfacing, The 8085 MPU Lecture 4
Logic Devices for Interfacing, The 8085 MPU Lecture 4 1 Logic Devices for Interfacing Tri-State devices Buffer Bidirectional Buffer Decoder Encoder D Flip Flop :Latch and Clocked 2 Tri-state Logic Outputs
More informationElectronics for the CMS Muon Drift Tube Chambers: the Read-Out Minicrate.
Electronics for the CMS Muon Drift Tube Chambers: the Read-Out Minicrate. Cristina F. Bedoya, Jesús Marín, Juan Carlos Oller and Carlos Willmott. Abstract-- On the CMS experiment for LHC collider at CERN,
More informationFPGA-BASED EDUCATIONAL LAB PLATFORM
FPGA-BASED EDUCATIONAL LAB PLATFORM Mircea Alexandru DABÂCAN, Clint COLE Mircea Dabâcan is with Technical University of Cluj-Napoca, Electronics and Telecommunications Faculty, Applied Electronics Department,
More informationCSC Muon Trigger. Jay Hauser. Director s Review Fermilab, Apr 30, Outline
CSC Muon Trigger Jay Hauser Director s Review Fermilab, Apr 30, 2002 Outline The CSC muon trigger design Project scope Fall 2000 prototype test Pre-production prototype to be tested Summer 03 Conclusions
More informationLaboratory 4. Figure 1: Serdes Transceiver
Laboratory 4 The purpose of this laboratory exercise is to design a digital Serdes In the first part of the lab, you will design all the required subblocks for the digital Serdes and simulate them In part
More informationOptical Link Evaluation Board for the CSC Muon Trigger at CMS
Optical Link Evaluation Board for the CSC Muon Trigger at CMS 04/04/2001 User s Manual Rice University, Houston, TX 77005 USA Abstract The main goal of the design was to evaluate a data link based on Texas
More informationL12: Reconfigurable Logic Architectures
L12: Reconfigurable Logic Architectures Acknowledgements: Materials in this lecture are courtesy of the following sources and are used with permission. Frank Honore Prof. Randy Katz (Unified Microelectronics
More informationASTRIX ASIC Microelectronics Presentation Days
ASTRIX ASIC Microelectronics Presentation Days ESTEC, Noordwijk, 4 th and 5 th February 2004 Matthieu Dollon matthieu.dollon@astrium.eads.net Franck Koebel franck.koebel@astrium.eads.net Page 1 - ESA 4
More informationC65SPACE-HSSL Gbps multi-rate, multi-lane, SerDes macro IP. Description. Features
6.25 Gbps multi-rate, multi-lane, SerDes macro IP Data brief Txdata1_in Tx1_clk Bist1 Rxdata1_out Rx1_clk Txdata2_in Tx2_clk Bist2 Rxdata2_out Rx2_clk Txdata3_in Tx3_clk Bist3 Rxdata3_out Rx3_clk Txdata4_in
More informationL11/12: Reconfigurable Logic Architectures
L11/12: Reconfigurable Logic Architectures Acknowledgements: Materials in this lecture are courtesy of the following people and used with permission. - Randy H. Katz (University of California, Berkeley,
More informationSingle Channel LVDS Tx
April 2013 Introduction Reference esign R1162 Low Voltage ifferential Signaling (LVS) is an electrical signaling system that can run at very high speeds over inexpensive twisted-pair copper cables. It
More informationUsing SignalTap II in the Quartus II Software
White Paper Using SignalTap II in the Quartus II Software Introduction The SignalTap II embedded logic analyzer, available exclusively in the Altera Quartus II software version 2.1, helps reduce verification
More informationGuidance For Scrambling Data Signals For EMC Compliance
Guidance For Scrambling Data Signals For EMC Compliance David Norte, PhD. Abstract s can be used to help mitigate the radiated emissions from inherently periodic data signals. A previous paper [1] described
More informationA Briefing on IEEE Standard Test Access Port And Boundary-Scan Architecture ( AKA JTAG )
A Briefing on IEEE 1149.1 1990 Standard Test Access Port And Boundary-Scan Architecture ( AKA JTAG ) Summary With the advent of large Ball Grid Array (BGA) and fine pitch SMD semiconductor devices the
More informationHow to overcome/avoid High Frequency Effects on Debug Interfaces Trace Port Design Guidelines
How to overcome/avoid High Frequency Effects on Debug Interfaces Trace Port Design Guidelines An On-Chip Debugger/Analyzer (OCD) like isystem s ic5000 (Figure 1) acts as a link to the target hardware by
More informationTest Beam Wrap-Up. Darin Acosta
Test Beam Wrap-Up Darin Acosta Agenda Darin/UF: General recap of runs taken, tests performed, Track-Finder issues Martin/UCLA: Summary of RAT and RPC tests, and experience with TMB2004 Stan(or Jason or
More informationLecture 18 Design For Test (DFT)
Lecture 18 Design For Test (DFT) Xuan Silvia Zhang Washington University in St. Louis http://classes.engineering.wustl.edu/ese461/ ASIC Test Two Stages Wafer test, one die at a time, using probe card production
More informationStatus of readout electronic design in MOST1
Status of readout electronic design in MOST1 Na WANG, Ke WANG, Zhenan LIU, Jia TAO On behalf of the Trigger Group (IHEP) Mini-workshop for CEPC MOST silicon project,23 November,2017,Beijing Outline Introduction
More informationThe Alice Silicon Pixel Detector (SPD) Peter Chochula for the Alice Pixel Collaboration
The Alice Silicon Pixel Detector (SPD) Peter Chochula for the Alice Pixel Collaboration The Alice Pixel Detector R 1 =3.9 cm R 2 =7.6 cm Main Physics Goal Heavy Flavour Physics D 0 K π+ 15 days Pb-Pb data
More informationTesting Sequential Logic. CPE/EE 428/528 VLSI Design II Intro to Testing (Part 2) Testing Sequential Logic (cont d) Testing Sequential Logic (cont d)
Testing Sequential Logic CPE/EE 428/528 VLSI Design II Intro to Testing (Part 2) Electrical and Computer Engineering University of Alabama in Huntsville In general, much more difficult than testing combinational
More informationTests of the boards generating the CMS ECAL Trigger Primitives: from the On-Detector electronics to the Off-Detector electronics system
Tests of the boards generating the CMS ECAL Trigger Primitives: from the On-Detector electronics to the Off-Detector electronics system P. Paganini, M. Bercher, P. Busson, M. Cerutti, C. Collard, A. Debraine,
More informationLarge Area, High Speed Photo-detectors Readout
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun Tang +, Gary Varner ++, and Henry Frisch + + University
More informationAgilent Technologies. N5106A PXB MIMO Receiver Tester. Error Messages. Agilent Technologies
Agilent Technologies N5106A PXB MIMO Receiver Tester Messages Agilent Technologies Notices Agilent Technologies, Inc. 2008 2009 No part of this manual may be reproduced in any form or by any means (including
More informationContents Circuits... 1
Contents Circuits... 1 Categories of Circuits... 1 Description of the operations of circuits... 2 Classification of Combinational Logic... 2 1. Adder... 3 2. Decoder:... 3 Memory Address Decoder... 5 Encoder...
More informationInnovative Fast Timing Design
Innovative Fast Timing Design Solution through Simultaneous Processing of Logic Synthesis and Placement A new design methodology is now available that offers the advantages of enhanced logical design efficiency
More informationSoC IC Basics. COE838: Systems on Chip Design
SoC IC Basics COE838: Systems on Chip Design http://www.ee.ryerson.ca/~courses/coe838/ Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer Engineering Ryerson University Overview SoC
More informationThe Readout Architecture of the ATLAS Pixel System
The Readout Architecture of the ATLAS Pixel System Roberto Beccherle / INFN - Genova E-mail: Roberto.Beccherle@ge.infn.it Copy of This Talk: http://www.ge.infn.it/atlas/electronics/home.html R. Beccherle
More informationDesign Techniques for Radiation-Hardened FPGAs
Design Techniques for Radiation-Hardened FPGAs Application Note AC128 Introduction With the RH1280 and RH1020, Actel Corporation introduces radiation-hardened versions of the popular A1280 and A1020 field
More informationHigh Performance TFT LCD Driver ICs for Large-Size Displays
Name: Eugenie Ip Title: Technical Marketing Engineer Company: Solomon Systech Limited www.solomon-systech.com The TFT LCD market has rapidly evolved in the last decade, enabling the occurrence of large
More informationElectronics procurements
Electronics procurements 24 October 2014 Geoff Hall Procurements from CERN There are a wide range of electronics items procured by CERN but we are familiar with only some of them Probably two main categories:
More informationA new Interlock Design for the TESLA RF System
A new Interlock Design for the TESLA RF System H. Leich 1, A. Kretzschmann 1, S. Choroba 2, T. Grevsmühl 2, N. Heidbrook 2, J. Kahl 2, 1 (DESY Zeuthen) 2 (DESY Hamburg) The Problem The Interlock Architecture
More informationEasy HD Expressway! HDMI/Composite(CVBS) to DVB-T/ISDB-T/ISDB-Tb
HV-200 Professional 4-band (100MHz~2500MHz) Full HD Digital TV Modulator HDMI/Composite(CVBS) to DVB-T/ISDB-T/ISDB-Tb HV-200 is the most cost-effective solution to distribute HDMI or composite (CVBS) video
More informationThe Silicon Pixel Detector (SPD) for the ALICE Experiment
The Silicon Pixel Detector (SPD) for the ALICE Experiment V. Manzari/INFN Bari, Italy for the SPD Project in the ALICE Experiment INFN and Università Bari, Comenius University Bratislava, INFN and Università
More informationULN-8 Quick Start Guide
Metric Halo $Revision: 1671 $ Publication date $Date: 2012-7-21 12:42:12-0400 (Mon, 21 Jul 2012) $ Copyright 2012 Metric Halo Table of Contents 1.... 5 Prepare the unit for use... 5 Connect the ULN-8 to
More informationCHAPTER 3 EXPERIMENTAL SETUP
CHAPTER 3 EXPERIMENTAL SETUP In this project, the experimental setup comprised of both hardware and software. Hardware components comprised of Altera Education Kit, capacitor and speaker. While software
More informationSector Processor to Detector Dependent Unit Interface
Sector Processor to Detector Dependent Unit Interface Petersburg Nuclear Physics Institute / University of Florida Version 1.1 October 18, 2001 Introduction The Sector Processor (SP) reconstructs tracks
More informationMULTIMIX 8/4 DIGITAL AUDIO-PROCESSING
MULTIMIX 8/4 DIGITAL AUDIO-PROCESSING Designed and Manufactured by ITEC Tontechnik und Industrieelektronik GesmbH 8200 Laßnitzthal 300 Austria / Europe MULTIMIX 8/4 DIGITAL Aim The most important aim of
More informationfor Digital IC's Design-for-Test and Embedded Core Systems Alfred L. Crouch Prentice Hall PTR Upper Saddle River, NJ
Design-for-Test for Digital IC's and Embedded Core Systems Alfred L. Crouch Prentice Hall PTR Upper Saddle River, NJ 07458 www.phptr.com ISBN D-13-DflMfla7-l : Ml H Contents Preface Acknowledgments Introduction
More informationPICOSECOND TIMING USING FAST ANALOG SAMPLING
PICOSECOND TIMING USING FAST ANALOG SAMPLING H. Frisch, J-F Genat, F. Tang, EFI Chicago, Tuesday 6 th Nov 2007 INTRODUCTION In the context of picosecond timing, analog detector pulse sampling in the 10
More informationWhy FPGAs? FPGA Overview. Why FPGAs?
Transistor-level Logic Circuits Positive Level-sensitive EECS150 - Digital Design Lecture 3 - Field Programmable Gate Arrays (FPGAs) January 28, 2003 John Wawrzynek Transistor Level clk clk clk Positive
More informationDesign of the Level-1 Global Calorimeter Trigger
Design of the Level-1 Global Calorimeter Trigger For I reckon that the sufferings of this present time are not worthy to be compared with the glory which shall be revealed to us The epistle of Paul the
More informationSelf Restoring Logic (SRL) Cell Targets Space Application Designs
TND6199/D Rev. 0, SEPT 2015 Self Restoring Logic (SRL) Cell Targets Space Application Designs Semiconductor Components Industries, LLC, 2015 September, 2015 Rev. 0 1 Publication Order Number: TND6199/D
More informationC ch optical MADI & AoIP I/O. MASTER mode: A C8000 frame may be clocked via MADI input or AES67 network. AoIP Dante Brooklin II OEM module
features Interface for AoIP (AES67 or DANTE) Two AoIP network ports for redundant or switch operation MADI I/O connection Optical SFP module / LC connectors (multi mode or single mode fiber) BNC parallel
More informationQSFP+ 40GBASE-SR4 Fiber Transceiver
QSFP+ 40GBASE-SR4 Fiber Transceiver Preliminary Features RoHS-6 compliant High speed / high density: support up to 4X10 Gb/s bi-directional operation Compliant to industrial standard SFF-8436 QSFP+ standard
More informationProgrammable Logic Design I
Programmable Logic Design I Introduction In labs 11 and 12 you built simple logic circuits on breadboards using TTL logic circuits on 7400 series chips. This process is simple and easy for small circuits.
More information18 Nov 2015 Testing and Programming PCBA s. 1 JTAG Technologies
8 Nov 25 Testing and Programming PCBA s JTAG Technologies The importance of Testing Don t ship bad products to your customers, find problems before they do. DOA s (Death On Arrival) lead to huge costs
More informationLHCb and its electronics.
LHCb and its electronics. J. Christiansen, CERN On behalf of the LHCb collaboration jorgen.christiansen@cern.ch Abstract The general architecture of the electronics systems in the LHCb experiment is described
More informationuresearch GRAVITECH.US GRAVITECH GROUP Copyright 2007 MicroResearch GRAVITECH GROUP
GRAVITECH.US uresearch GRAVITECH GROUP Description The I2C-7SEG board is a 5-pin CMOS device that provides 4-digit of 7-segment display using I 2 C bus. There are no external components required. Only
More informationC8188 C8000 1/10. digital audio modular processing system. 4 Channel AES/EBU I/O. features. block diagram. 4 balanced AES inputs
features 4 balanced AES inputs Input Sample Rate Converters (SRC) 4 balanced AES outputs Relay bypass for pairs of I/Os Relay wait time after power up Master mode (clock master for the frame) 25pin Sub-D,
More information7 Nov 2017 Testing and programming PCBA s
7 Nov 207 Testing and programming PCBA s Rob Staals JTAG Technologies Email: robstaals@jtag.com JTAG Technologies The importance of Testing Don t ship bad products to your customers, find problems before
More informationPaul Rubinov Fermilab Front End Electronics. May 2006 Perugia, Italy
Minerva Electronics and the Trip-T Paul Rubinov Fermilab Front End Electronics May 2006 Perugia, Italy 1 Outline Minerva Electronics and the TriP-t Minerva TriP-t The concept for Minerva Overview and status
More informationmicroenable IV AS1-PoCL Product Profile of microenable IV AS1-PoCL Datasheet microenable IV AS1-PoCL
i Product Profile of Scalable, intelligent frame grabber for image acquisition and OEM projects Single channel, Base format frame grabber PoCL SafePower Broad camera support No camera file needed Image
More informationBABAR IFR TDC Board (ITB): requirements and system description
BABAR IFR TDC Board (ITB): requirements and system description Version 1.1 November 1997 G. Crosetti, S. Minutoli, E. Robutti I.N.F.N. Genova 1. Timing measurement with the IFR Accurate track reconstruction
More informationLossless Compression Algorithms for Direct- Write Lithography Systems
Lossless Compression Algorithms for Direct- Write Lithography Systems Hsin-I Liu Video and Image Processing Lab Department of Electrical Engineering and Computer Science University of California at Berkeley
More informationRX40_V1_0 Measurement Report F.Faccio
RX40_V1_0 Measurement Report F.Faccio This document follows the previous report An 80Mbit/s Optical Receiver for the CMS digital optical link, dating back to January 2000 and concerning the first prototype
More informationEXOSTIV TM. Frédéric Leens, CEO
EXOSTIV TM Frédéric Leens, CEO A simple case: a video processing platform Headers & controls per frame : 1.024 bits 2.048 pixels 1.024 lines Pixels per frame: 2 21 Pixel encoding : 36 bit Frame rate: 24
More informationA VLSI Architecture for Variable Block Size Video Motion Estimation
A VLSI Architecture for Variable Block Size Video Motion Estimation Yap, S. Y., & McCanny, J. (2004). A VLSI Architecture for Variable Block Size Video Motion Estimation. IEEE Transactions on Circuits
More informationSignalTap Plus System Analyzer
SignalTap Plus System Analyzer June 2000, ver. 1 Data Sheet Features Simultaneous internal programmable logic device (PLD) and external (board-level) logic analysis 32-channel external logic analyzer 166
More informationMAXTECH, Inc. BRC-1000 Series. C-Band Redundant LNB Systems. Technology for Communications. System Block Diagrams
MAXTECH, Inc. Technology for Communications BRC-1000 Series C-Band Redundant LNB Systems Introduction Redundant LNB systems minimize system downtime due to LNB failure by providing a spare LNB and an automatic
More informationLab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts)
Nate Pihlstrom, npihlstr@uccs.edu Lab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts) Objective The objective of lab assignments 5 through 9 are to systematically design and implement
More informationIPRD06 October 2nd, G. Cerminara on behalf of the CMS collaboration University and INFN Torino
IPRD06 October 2nd, 2006 The Drift Tube System of the CMS Experiment on behalf of the CMS collaboration University and INFN Torino Overview The CMS muon spectrometer and the Drift Tube (DT) system the
More information16 Dec Testing and Programming PCBA s. 1 JTAG Technologies
6 Dec 24 Testing and Programming PCBA s JTAG Technologies The importance of Testing Don t ship bad products to your customers, find problems before they do. DOA s (Death On Arrival) lead to huge costs
More informationUsing the XSV Board Xchecker Interface
Using the XSV Board Xchecker Interface May 1, 2001 (Version 1.0) Application Note by D. Vanden Bout Summary This application note shows how to configure the XC9510 CPLD on the XSV Board to enable the programming
More information