Clock Generation and Distribution for High-Performance Processors
|
|
- Arthur Flowers
- 5 years ago
- Views:
Transcription
1 Clock Generation and Distribution for High-Performance Processors Stefan Rusu Senior Principal Engineer Enterprise Microprocessor Division Intel Corporation
2 Outline Clock Distribution Trends Distribution Networks De-skew Circuits Jitter Reduction Techniques Clock Power Dissipation Future Directions Summary SoC 2004 Stefan Rusu 2
3 Clock Definition and Parameters The clock is a periodic synchronization signal used as a time reference for data transfers in synchronous digital systems Ref Clk t skew Skew Spatial variation of the clock signal as distributed through the chip Global vs. local skew End Clk t jitter Clock jitter Temporal variation of the clock with respect to a reference edge Long-term vs. cycle-to-cycle jitter Duty cycle variation 50/50 design target t high t low SoC 2004 Stefan Rusu 3
4 Processor Frequency Trend Pentium III Pentium 4 Frequency [MHz] Pentium Pentium Pro Pentium II SoC 2004 Stefan Rusu 4
5 Clock Skew Trend Clock Skew [ps] Processor Frequency [MHz] Source: ISSCC and JSSC papers SoC 2004 Stefan Rusu 5
6 Relative Clock Skew 10 Clock Skew as Percentage of Cycle Time [%] Processor Frequency [MHz] Clock skew accounts in average for ~5% of the cycle time Source: ISSCC and JSSC papers SoC 2004 Stefan Rusu 6
7 Sources of Clock Skew With a perfectly balanced distribution, device mismatch is the largest contributor to the clock skew Temperature Mismatch Load Mismatch Supply Mismatch Device Mismatch (Le) Percent Geannopoulos, ISSCC-1998 SoC 2004 Stefan Rusu 7
8 Clock Jitter Trend 500 Clock Jitter [ps] Processor Frequency [MHz] Source: ISSCC and JSSC papers SoC 2004 Stefan Rusu 8
9 Outline Clock Distribution Trends Distribution Networks De-skew Circuits Jitter Reduction Techniques Clock Power Dissipation Future Directions Summary SoC 2004 Stefan Rusu 9
10 Clock Distribution Networks Tree Mesh Grid H-Tree X-Tree Tapered H-Tree SoC 2004 Stefan Rusu 10
11 Inductance Effect Xanthopoulos, ISSCC-2001 SoC 2004 Stefan Rusu 11
12 Itanium Processor Clock Hierarchy CLKP CLKN VCC/2 Reference Clock PLL DSK DSK RCD Main Clock DSK RCD DLCLK OTB Global Distribution Regional Distribution Local Distribution Rusu, ISSCC-2000 SoC 2004 Stefan Rusu 12
13 Local Clock Distribution Local clock distribution enables flexible skew management to support: Intentional clock skew insertion for timing optimization Clock gating for power reduction Regional Clock Grid Normal Local Clock Buffers Intentional Skew Buffer Combinatorial Block Rusu, ISSCC-2000 SoC 2004 Stefan Rusu 13
14 Itanium 2 Processor Clock Distribution First level: Pseudo-differential, impedance matched branching, balanced h-tree Second level: balanced, width and length tuned binary h-tree Second Level Clock Buffers: adjustable delay buffer Gaters: all constant input loading with load-tuned drive strength gaters primary driver Repeaters SLCBs (5) (33) Each SLCB ~70 tap points of ~8 gaters each Anderson, ISSCC-2002 SoC 2004 Stefan Rusu 14
15 Optical Skew Probing Photon s Vin Idn Vout Clock edge generates infrared photon emission Emission peak indicates clock transition edge Tam, VLSI Symposium, 2003 SoC 2004 Stefan Rusu 15
16 Optical Probing Results Tam, VLSI Symposium, 2003 SoC 2004 Stefan Rusu 16
17 130nm Itanium 2 Skew Profile Relative Delay (ps) Default Fuse Adjusted SCAN Adjusted Clock Zone Tam, VLSI Symposium, 2003 SoC 2004 Stefan Rusu 17
18 Pentium 4 Processor Clock Network PLL 2GHz triple-spine clock distribution (180nm) Kurd, JSSC-2001 SoC 2004 Stefan Rusu 18
19 90nm Clock Distribution skew in ps Sub-10ps clock skew demonstrated in a 90nm processor using clock tree averaging Bindal, ISSCC 2003 SoC 2004 Stefan Rusu 19
20 Pentium 4 Processor Clock Skew 22ps 7ps 130nm Pentium 4 Processor 90nm Pentium 4 Processor 90nm design has 3x lower clock skew than the 130nm Schutz, ISSCC 2004 SoC 2004 Stefan Rusu 20
21 Alpha* Processors Clocking Product Frequency 166MHz 300MHz 600MHz Transistors 1.7M 9.3M 9.3M Process 0.75um 4ML 0.5um, 4ML 0.35um, 6ML Power 25W 50W 72W Clock load 2.75nF 3.75nF 2.8nF Clock Floorplan final drivers pre-driver PLL Clock skew plot Skew (ps) Chip Vertical Axis Chip Horizontal Axis * Other names and brands may be claimed as the property of others Gronowski, JSSC 1998 SoC 2004 Stefan Rusu 21
22 1.2GHz Alpha* Processor Clock NCLK DLL DLL DLL GCLK L2LCLK PLL L2RCLK * Other names and brands may be claimed as the property of others Xanthopoulos, ISSCC-2001 SoC 2004 Stefan Rusu 22
23 Power4* Clock Distribution PLL Clock Distribution Ref clk in Bypass PLL out 1 Ref clk out Global Clock Grid Feedback Dual core, SOI process, 174M transistors Measured clock skew below 25ps * Other names and brands may be claimed as the property of others Restle, ISSCC-2002 SoC 2004 Stefan Rusu 23
24 Power4* - 3D Skew Visualization Delay (ps) grid Tuned sector trees Sector buffers level 4 buffer level Y X buffer level buffer level 1 Restle, ISSCC-2002 SoC 2004 Stefan Rusu * Other names and brands may be claimed as the property of others 24
25 Outline Clock Distribution Trends Distribution Networks De-skew Circuits Jitter Reduction Techniques Clock Power Dissipation Future Directions Summary SoC 2004 Stefan Rusu 25
26 Dual-Zone Clock Deskew X Clk FB Clk Clk_Gen Delay Line Delay Line Delay SR Deskew Ctl Delay SR Left Spine Core PD CL Right Spine Geannopoulos, ISSCC-1998 SoC 2004 Stefan Rusu 26
27 Itanium Processor Clock Deskew DSK DSK DSK DSK Distributed array of deskew buffers to reduce process related skew CDC 8 deskew clusters each holding up to 4 buffers 30 deskew zones DSK DSK DSK DSK DSK CDC = Cluster of 4 deskew buffers = Central Deskew Controller Rusu, ISSCC-2000 SoC 2004 Stefan Rusu 27
28 Itanium Processor Deskew Buffer Input Output Enable# TAP I/F 20-bit Delay Control Register Step size = 8.5ps Deskew range = 170ps Small step size enables fine skew control over a wide range TAP read / write access to Control Register enables faster timing debug and performance tuning Rusu, ISSCC-2000 SoC 2004 Stefan Rusu 28
29 Pentium 4 Processor Deskew Logical diagram of the skew optimization circuit Phase detector network Kurd, JSSC-2001 SoC 2004 Stefan Rusu 29
30 Deskew Techniques Summary Author Source Clock Zones Skew Before Skew After Step Size Geannopoulos ISSCC ps 15ps 12ps Rusu ISSCC ps 28ps 8ps Kurd ISSCC ps 16ps 8ps Stinson ISSCC ps 7ps 7ps Clock deskew techniques compensate for device and interconnect within-die variations Deskew circuits cut clock skew to less than a quarter of the original value SoC 2004 Stefan Rusu 30
31 Useful Clock Skew Frequency Improvement (MHz) Initial Stepping Frequency Improvement (MHz) Subsequent Stepping Samples Samples Use de-skew buffers to insert intentional skew to maximize the processor operating frequency Larger benefit achieved in early steppings Tam, VLSI Symposium, 2003 SoC 2004 Stefan Rusu 31
32 Outline Clock Distribution Trends Distribution Networks De-skew Circuits Jitter Reduction Techniques Clock Power Dissipation Future Directions Summary SoC 2004 Stefan Rusu 32
33 Pentium 4 Processor Jitter Reduction Vcc R Vcc - IR C I 10% dip in Core Supply 2% dip in Filtered Supply Jitter (ps) With Filter No Filter Cycle # RC-filtered power supply for clock drivers reduces clock distribution jitter Kurd, JSSC-2001 SoC 2004 Stefan Rusu 33
34 Alpha* Processor Voltage Regulator 0 1.5V 2.5V PSRR [db] LPF - + DLL E E E E E+10 Frequency [Hz] Voltage regulator ensures optimum DLL tracking Supply noise frequencies over 1MHz are attenuated by more than 15dB Xanthopoulos, ISSCC-2001 * Other names and brands may be claimed as the property of others SoC 2004 Stefan Rusu 34
35 On-Die Clock Jitter Detector Internal Clock Phase bins 0.5 * DL 0.5 * DL n clk ref Array Phase Detector Post Process Circuitry + Registers Counter inc/dec 2 Digital LPF up/dn# Kuppuswamy, VLSI Symposium 2001 SoC 2004 Stefan Rusu 35
36 Array Phase Detector clk ref... FF FF FF FF FF FF FF FF FF... 7 elements above and below center, with increasing positive and negative built-in offset away from center Phase offset created by progressively delaying data wrt clock SoC 2004 Stefan Rusu 36
37 Histogram Mode Operation Array Phase Detector XOR Logic Error Detection Logic jitter error count bins SoC 2004 Stefan Rusu 37
38 Graph Mode Operation jitter error encoded bins Array Phase Detector XOR Logic Error Detection Logic time SoC 2004 Stefan Rusu 38
39 Outline Clock Distribution Trends Distribution Networks De-skew Circuits Jitter Reduction Techniques Clock Power Dissipation Future Directions Summary SoC 2004 Stefan Rusu 39
40 Clock Power Breakdown Example 30% of the total power is attributed to clock Most of the clock power is used in the final clock buffers and flip-flops 2.1% 1.5% 26.2% 70.2% 1st Level 2nd Level 3rd Level Rest of chip Anderson, ISSCC-2002 SoC 2004 Stefan Rusu 40
41 Clock Power Reduction Reduce clock frequency Multiple frequency domains Dual edge triggered flip-flops Reduce voltage swing Low swing clocks Clock Power = f * C * V 2 Reduce clock loading Clock gating Clock-on-demand flip-flop Optimized routing SoC 2004 Stefan Rusu 41
42 Half Swing Clocking Requires four clock signals Two clock phases with a swing between Vdd and Vdd/2 drive the PMOS devices The other two phases with a swing between Gnd and Vdd/2 drive the NMOS transistors Experimental savings of 67% were demonstrated on a 0.5µm CMOS test chip with only 0.5ns speed degradation Requires additional area for the special clock drivers and suffers from skew problems between the four phases Kojima, JSSC 1995 SoC 2004 Stefan Rusu 42
43 Clock-on-demand Flip-Flop Activates internal clock only when the input data will change the output - equivalent to single bit clock gating Longer setup time and sensitive to hold time violations Hamada, ISSCC 1999 SoC 2004 Stefan Rusu 43
44 XScale Processor Clock Gating Three hierarchical clock gating levels GCLK_DA1 DA_BNK1_EN# GCLK_DA2 GCLK_IA1 IA_BNK1_EN# GCLK_IA2 Top level stop clock DA_BNK1_EN IA_BNK1_EN Unit level 83 enables Local clock buffers 400 unique enables GCLK_DA9 GCLK_DA10 CLK SPINE (M5) GCLK_IA10 GCLK_IA9 EGCLK (M6) Clark, JSSC 11/2001 GCLK_DC1 GCLK_IC1 GCLK_RF1 GLB_MA_EN GCLK_MA2 SoC 2004 Stefan Rusu 44
45 Dual Edge Triggered Flip-Flop 1 st STAGE: X 2 nd STAGE 1 st STAGE: Y CLK Mp1 Mp3 Mp6 Mp4 CLK1 Mp2 X Mp7 Q Mp8 Y Mp5 D Mn1 I1 Mn9 I2 Mn5 D CLK3 Mn2 Mn4 Mn10 I3 Mn8 Mn6 CLK4 Q CLK Mn3 Mn7 CLK1 C L Inv1 Inv2 Inv3 Inv4 CLK CLK1 CLK2 CLK3 CLK4 Operates at half the clock frequency Requires tight control of the clock duty cycle Nedovic, ESSCIRC 2002 SoC 2004 Stefan Rusu 45
46 Outline Clock Distribution Trends Distribution Networks De-skew Circuits Jitter Reduction Techniques Clock Power Dissipation Future Directions Summary SoC 2004 Stefan Rusu 46
47 Rotary Clock Distribution Transmission line based, self-regenerating rotary clock generator Wood, ISSCC-2001 SoC 2004 Stefan Rusu 47
48 Standing Wave Oscillator O Mahony, ISSCC-2003 SoC 2004 Stefan Rusu 48
49 10GHz Clock Grid Test Chip Fabricated in a 0.18µm 1.8V 6M CMOS process Very low clock skew and power consumption Attractive alternative for 10GHz clocking and beyond SoC 2004 Stefan Rusu 49
50 Optical Clock Distribution Board-level guided-wave H-tree distribution Monolithic silicon-based detection Couplers provide tolerance for horizontal and vertical misalignment of the flip-chip assembly Optical transmission is immune to process variations, power-grid noise and temperature J.D. Meindl, Georgia Institute of Technology, 2000 SoC 2004 Stefan Rusu 50
51 Summary High performance processors require a low skew and jitter clock distribution network Clock distribution techniques are optimized to achieve the best skew and jitter with reduced area and power consumption Deskew techniques are demonstrated to cut the skew to ¼ of its original value On-die supply filters are used to reduce jitter Intensive research focuses on novel clock distribution techniques SoC 2004 Stefan Rusu 51
Digital System Clocking: High-Performance and Low-Power Aspects
Digital System Clocking: High-Performance and Low-Power Aspects Vojin G. Oklobdzija, Vladimir M. Stojanovic, Dejan M. Markovic, Nikola M. Nedovic Chapter 9: Microprocessor Examples Wiley-Interscience and
More informationEE241 - Spring 2005 Advanced Digital Integrated Circuits
EE241 - Spring 2005 Advanced Digital Integrated Circuits Lecture 21: Asynchronous Design Synchronization Clock Distribution Self-Timed Pipelined Datapath Req Ack HS Req Ack HS Req Ack HS Req Ack Start
More informationDigital System Clocking: High-Performance and Low-Power Aspects. Microprocessor Examples
igital System Clocking: High-Performance and Low-Power Aspects Vojin G. Oklobdzija, Vladimir M. Stojanovic, ejan M. Markovic, Nikola M. Nedovic Chapter 9: Microprocessor Examples Wiley-Interscience and
More informationTiming EECS141 EE141. EE141-Fall 2011 Digital Integrated Circuits. Pipelining. Administrative Stuff. Last Lecture. Latch-Based Clocking.
EE141-Fall 2011 Digital Integrated Circuits Lecture 2 Clock, I/O Timing 1 4 Administrative Stuff Pipelining Project Phase 4 due on Monday, Nov. 21, 10am Homework 9 Due Thursday, December 1 Visit to Intel
More informationClocking Spring /18/05
ing L06 s 1 Why s and Storage Elements? Inputs Combinational Logic Outputs Want to reuse combinational logic from cycle to cycle L06 s 2 igital Systems Timing Conventions All digital systems need a convention
More informationFuture of Analog Design and Upcoming Challenges in Nanometer CMOS
Future of Analog Design and Upcoming Challenges in Nanometer CMOS Greg Taylor VLSI Design 2010 Outline Introduction Logic processing trends Analog design trends Analog design challenge Approaches Conclusion
More informationHIGH SPEED CLOCK DISTRIBUTION NETWORK USING CURRENT MODE DOUBLE EDGE TRIGGERED FLIP FLOP WITH ENABLE
HIGH SPEED CLOCK DISTRIBUTION NETWORK USING CURRENT MODE DOUBLE EDGE TRIGGERED FLIP FLOP WITH ENABLE 1 Remil Anita.D, and 2 Jayasanthi.M, Karpagam College of Engineering, Coimbatore,India. Email: 1 :remiljobin92@gmail.com;
More informationEL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP. Due İLKER KALYONCU, 10043
EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP Due 16.05. İLKER KALYONCU, 10043 1. INTRODUCTION: In this project we are going to design a CMOS positive edge triggered master-slave
More informationDIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP TECHNIQUE USED FOR LOW POWER CONSUMPTION IN CLOCKING SCHEME
DIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP TECHNIQUE USED FOR LOW POWER CONSUMPTION IN CLOCKING SCHEME Mr.N.Vetriselvan, Assistant Professor, Dhirajlal Gandhi College of Technology Mr.P.N.Palanisamy,
More informationCurrent Mode Double Edge Triggered Flip Flop with Enable
Current Mode Double Edge Triggered Flip Flop with Enable Remil Anita.D 1, Jayasanthi.M 2 PG Student, Department of ECE, Karpagam College of Engineering, Coimbatore, India 1 Associate Professor, Department
More informationISSCC 2003 / SESSION 19 / PROCESSOR BUILDING BLOCKS / PAPER 19.5
ISSCC 2003 / SESSION 19 / PROCESSOR BUILDING BLOCKS / PAPER 19.5 19.5 A Clock Skew Absorbing Flip-Flop Nikola Nedovic 1,2, Vojin G. Oklobdzija 2, William W. Walker 1 1 Fujitsu Laboratories of America,
More informationPower Distribution and Clock Design
Lecture 3 Power Distribution and Clock Design R. Saleh Dept. of ECE University of British Columbia res@ece.ubc.ca 1 Overview of Lecture Power distribution in the past was a fairly simple task Goal of power
More informationEnergy Recovery Clocking Scheme and Flip-Flops for Ultra Low-Energy Applications
Energy Recovery Clocking Scheme and Flip-Flops for Ultra Low-Energy Applications Matthew Cooke, Hamid Mahmoodi-Meimand, Kaushik Roy School of Electrical and Computer Engineering, Purdue University, West
More information11. Sequential Elements
11. Sequential Elements Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017 October 11, 2017 ECE Department, University of Texas at Austin
More informationEECS150 - Digital Design Lecture 18 - Circuit Timing (2) In General...
EECS150 - Digital Design Lecture 18 - Circuit Timing (2) March 17, 2010 John Wawrzynek Spring 2010 EECS150 - Lec18-timing(2) Page 1 In General... For correct operation: T τ clk Q + τ CL + τ setup for all
More informationEECS150 - Digital Design Lecture 17 - Circuit Timing. Performance, Cost, Power
EECS150 - Digital Design Lecture 17 - Circuit Timing March 10, 2011 John Wawrzynek Spring 2011 EECS150 - Lec16-timing Page 1 Performance, Cost, Power How do we measure performance? operations/sec? cycles/sec?
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 12: Divider Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Agenda Divider Basics Dynamic CMOS
More informationnmos transistor Basics of VLSI Design and Test Solution: CMOS pmos transistor CMOS Inverter First-Order DC Analysis CMOS Inverter: Transient Response
nmos transistor asics of VLSI Design and Test If the gate is high, the switch is on If the gate is low, the switch is off Mohammad Tehranipoor Drain ECE495/695: Introduction to Hardware Security & Trust
More informationSequencing. Lan-Da Van ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall,
Sequencing ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2013 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Outlines Introduction Sequencing
More informationFeatures. For price, delivery, and to place orders, please contact Hittite Microwave Corporation:
HMC-C1 Typical Applications The HMC-C1 is ideal for: OC-78 and SDH STM-25 Equipment Serial Data Transmission up to 5 Gbps Short, intermediate, and long haul fiber optic applications Broadband Test and
More informationECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2011
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2011 Lecture 9: TX Multiplexer Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Agenda Next
More informationMore on Flip-Flops Digital Design and Computer Architecture: ARM Edition 2015 Chapter 3 <98> 98
More on Flip-Flops Digital Design and Computer Architecture: ARM Edition 2015 Chapter 3 98 Review: Bit Storage SR latch S (set) Q R (reset) Level-sensitive SR latch S S1 C R R1 Q D C S R D latch Q
More informationDesign and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset
Design and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset Course Number: ECE 533 Spring 2013 University of Tennessee Knoxville Instructor: Dr. Syed Kamrul Islam Prepared by
More informationHMC-C060 HIGH SPEED LOGIC. 43 Gbps, D-TYPE FLIP-FLOP MODULE. Features. Typical Applications. General Description. Functional Diagram
HMC-C Features Typical Applications The HMC-C is ideal for: OC-78 and SDH STM-25 Equipment Serial Data Transmission up to 43 Gbps Digital Logic Systems up to 43 Gbps Broadband Test and Measurement Functional
More informationSYNCHRONOUS DERIVED CLOCK AND SYNTHESIS OF LOW POWER SEQUENTIAL CIRCUITS *
SYNCHRONOUS DERIVED CLOCK AND SYNTHESIS OF LOW POWER SEUENTIAL CIRCUITS * Wu Xunwei (Department of Electronic Engineering Hangzhou University Hangzhou 328) ing Wu Massoud Pedram (Department of Electrical
More informationDual Link DVI Receiver Implementation
Dual Link DVI Receiver Implementation This application note describes some features of single link receivers that must be considered when using 2 devices for a dual link application. Specific characteristics
More informationChapter 2. Digital Circuits
Chapter 2. Digital Circuits Logic gates Flip-flops FF registers IC registers Data bus Encoders/Decoders Multiplexers Troubleshooting digital circuits Most contents of this chapter were covered in 88-217
More informationA low jitter clock and data recovery with a single edge sensing Bang-Bang PD
LETTER IEICE Electronics Express, Vol.11, No.7, 1 6 A low jitter clock and data recovery with a single edge sensing Bang-Bang PD Taek-Joon Ahn, Sang-Soon Im, Yong-Sung Ahn, and Jin-Ku Kang a) Department
More informationINTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET)
INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) Proceedings of the 2 nd International Conference on Current Trends in Engineering and Management ICCTEM -2014 ISSN
More informationSystem IC Design: Timing Issues and DFT. Hung-Chih Chiang
System IC esign: Timing Issues and FT Hung-Chih Chiang Outline SoC Timing Issues Timing terminologies Synchronous vs. asynchronous design Interfaces and timing closure Clocking issues Reset esign for Testability
More informationECE321 Electronics I
ECE321 Electronics I Lecture 25: Sequential Logic: Flip-flop Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Tuesday 2:00-3:00PM or by appointment E-mail: pzarkesh.unm.edu Slide: 1 Review of Last
More informationPerformance Driven Reliable Link Design for Network on Chips
Performance Driven Reliable Link Design for Network on Chips Rutuparna Tamhankar Srinivasan Murali Prof. Giovanni De Micheli Stanford University Outline Introduction Objective Logic design and implementation
More informationVLSI Design: 3) Explain the various MOSFET Capacitances & their significance. 4) Draw a CMOS Inverter. Explain its transfer characteristics
1) Explain why & how a MOSFET works VLSI Design: 2) Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes (a) with increasing Vgs (b) with increasing transistor width (c) considering Channel
More informationEfficient 500 MHz Digital Phase Locked Loop Implementation sin 180nm CMOS Technology
Efficient 500 MHz Digital Phase Locked Loop Implementation sin 180nm CMOS Technology Akash Singh Rawat 1, Kirti Gupta 2 Electronics and Communication Department, Bharati Vidyapeeth s College of Engineering,
More informationExceeding the Limits of Binary Data Transmission on Printed Circuit Boards by Multilevel Signaling
Exceeding the Limits of Binary Data Transmission on Printed Circuit Boards by Multilevel Signaling Markus Grözing, Manfred Berroth INT, in cooperation with Michael May Agilent Technologies, Böblingen Prof.
More informationLOW POWER AND HIGH PERFORMANCE SHIFT REGISTERS USING PULSED LATCH TECHNIQUE
OI: 10.21917/ijme.2018.0088 LOW POWER AN HIGH PERFORMANCE SHIFT REGISTERS USING PULSE LATCH TECHNIUE Vandana Niranjan epartment of Electronics and Communication Engineering, Indira Gandhi elhi Technical
More informationExperiment # 4 Counters and Logic Analyzer
EE20L - Introduction to Digital Circuits Experiment # 4. Synopsis: Experiment # 4 Counters and Logic Analyzer In this lab we will build an up-counter and a down-counter using 74LS76A - Flip Flops. The
More informationCHAPTER 6 ASYNCHRONOUS QUASI DELAY INSENSITIVE TEMPLATES (QDI) BASED VITERBI DECODER
80 CHAPTER 6 ASYNCHRONOUS QUASI DELAY INSENSITIVE TEMPLATES (QDI) BASED VITERBI DECODER 6.1 INTRODUCTION Asynchronous designs are increasingly used to counter the disadvantages of synchronous designs.
More informationdata and is used in digital networks and storage devices. CRC s are easy to implement in binary
Introduction Cyclic redundancy check (CRC) is an error detecting code designed to detect changes in transmitted data and is used in digital networks and storage devices. CRC s are easy to implement in
More informationDESIGN OF DOUBLE PULSE TRIGGERED FLIP-FLOP BASED ON SIGNAL FEED THROUGH SCHEME
Scientific Journal Impact Factor (SJIF): 1.711 e-issn: 2349-9745 p-issn: 2393-8161 International Journal of Modern Trends in Engineering and Research www.ijmter.com DESIGN OF DOUBLE PULSE TRIGGERED FLIP-FLOP
More informationDEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING DIGITAL DESIGN
DEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING DIGITAL DESIGN Assoc. Prof. Dr. Burak Kelleci Spring 2018 OUTLINE Synchronous Logic Circuits Latch Flip-Flop Timing Counters Shift Register Synchronous
More informationDesign of a Low Power Four-Bit Binary Counter Using Enhancement Type Mosfet
Design of a Low Power Four-Bit Binary Counter Using Enhancement Type Mosfet Praween Sinha Department of Electronics & Communication Engineering Maharaja Agrasen Institute Of Technology, Rohini sector -22,
More informationTiming Error Detection: An Adaptive Scheme To Combat Variability EE241 Final Report Nathan Narevsky and Richard Ott {nnarevsky,
Timing Error Detection: An Adaptive Scheme To Combat Variability EE241 Final Report Nathan Narevsky and Richard Ott {nnarevsky, tomott}@berkeley.edu Abstract With the reduction of feature sizes, more sources
More informationElectrical & Computer Engineering ECE 491. Introduction to VLSI. Report 1
Electrical & Computer Engineering ECE 491 Introduction to VLSI Report 1 Marva` Morrow INTRODUCTION Flip-flops are synchronous bistable devices (multivibrator) that operate as memory elements. A bistable
More informationAn FPGA Implementation of Shift Register Using Pulsed Latches
An FPGA Implementation of Shift Register Using Pulsed Latches Shiny Panimalar.S, T.Nisha Priscilla, Associate Professor, Department of ECE, MAMCET, Tiruchirappalli, India PG Scholar, Department of ECE,
More informationA Low-Power CMOS Flip-Flop for High Performance Processors
A Low-Power CMOS Flip-Flop for High Performance Processors Preetisudha Meher, Kamala Kanta Mahapatra Dept. of Electronics and Telecommunication National Institute of Technology Rourkela, India Preetisudha1@gmail.com,
More informationLecture 6. Clocked Elements
Lecture 6 Clocked Elements Computer Systems Laboratory Stanford University horowitz@stanford.edu Copyright 2006 Mark Horowitz, Ron Ho Some material taken from lecture notes by Vladimir Stojanovic and Ken
More informationAsynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow
Asynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow Bradley R. Quinton*, Mark R. Greenstreet, Steven J.E. Wilton*, *Dept. of Electrical and Computer Engineering, Dept.
More informationComputer Systems Architecture
Computer Systems Architecture Fundamentals Of Digital Logic 1 Our Goal Understand Fundamentals and basics Concepts How computers work at the lowest level Avoid whenever possible Complexity Implementation
More informationIEEE Santa Clara ComSoc/CAS Weekend Workshop Event-based analog sensing
IEEE Santa Clara ComSoc/CAS Weekend Workshop Event-based analog sensing Theodore Yu theodore.yu@ti.com Texas Instruments Kilby Labs, Silicon Valley Labs September 29, 2012 1 Living in an analog world The
More informationEE141-Fall 2010 Digital Integrated Circuits. Announcements. Homework #8 due next Tuesday. Project Phase 3 plan due this Sat.
EE141-Fall 2010 Digital Integrated Circuits Lecture 24 Timing 1 1 Announcements Homework #8 due next Tuesday Project Phase 3 plan due this Sat. Hanh-Phuc s extra office hours shifted next week Tues. 3-4pm
More informationLecture 26: Multipliers. Final presentations May 8, 1-5pm, BWRC Final reports due May 7 Final exam, Monday, May :30pm, 241 Cory
EE241 - Spring 2008 Advanced Digital Integrated Circuits Lecture 26: Multipliers Latches Announcements Homework 5 Due today Wrapping-up the class: Final presentations May 8, 1-5pm, BWRC Final reports due
More informationSequential Circuit Design: Part 1
Sequential Circuit esign: Part 1 esign of memory elements Static latches Pseudo-static latches ynamic latches Timing parameters Two-phase clocking Clocked inverters James Morizio 1 Sequential Logic FFs
More informationEfficient Architecture for Flexible Prescaler Using Multimodulo Prescaler
Efficient Architecture for Flexible Using Multimodulo G SWETHA, S YUVARAJ Abstract This paper, An Efficient Architecture for Flexible Using Multimodulo is an architecture which is designed from the proposed
More informationSequential Circuit Design: Part 1
Sequential ircuit esign: Part 1 esign of memory elements Static latches Pseudo-static latches ynamic latches Timing parameters Two-phase clocking locked inverters Krish hakrabarty 1 Sequential Logic FFs
More informationA Power Efficient Flip Flop by using 90nm Technology
A Power Efficient Flip Flop by using 90nm Technology Mrs. Y. Lavanya Associate Professor, ECE Department, Ramachandra College of Engineering, Eluru, W.G (Dt.), A.P, India. Email: lavanya.rcee@gmail.com
More informationLFSR Counter Implementation in CMOS VLSI
LFSR Counter Implementation in CMOS VLSI Doshi N. A., Dhobale S. B., and Kakade S. R. Abstract As chip manufacturing technology is suddenly on the threshold of major evaluation, which shrinks chip in size
More informationLOW-POWER CLOCK DISTRIBUTION IN EDGE TRIGGERED FLIP-FLOP
LOW-POWER CLOCK DISTRIBUTION IN EDGE TRIGGERED FLIP-FLOP Rahul Yadav 1, Rahul Shrivastava 2, Vijay Yadav 3 1 M.Tech Scholar, 2 Asst. Prof., 3 Asst. Prof Department of Electronics and Communication Engineering,
More informationVARIABLE FREQUENCY CLOCKING HARDWARE
VARIABLE FREQUENCY CLOCKING HARDWARE Variable-Frequency Clocking Hardware Many complex digital systems have components clocked at different frequencies Reason 1: to reduce power dissipation The active
More informationLOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES. Masum Hossain University of Alberta
LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES Masum Hossain University of Alberta 0 Outline Why ADC-Based receiver? Challenges in ADC-based receiver ADC-DSP based Receiver Reducing impact of Quantization
More informationLecture 21: Sequential Circuits. Review: Timing Definitions
Lecture 21: Sequential Circuits Setup and Hold time MS FF Power PC Pulsed FF HLFF, SFF, SAFF Source: Ch 7 J. Rabaey notes, Weste and Harris Notes Review: Timing efinitions T C : Propagation elay from Ck
More informationLecture 10: Sequential Circuits
Introduction to CMOS VLSI esign Lecture 10: Sequential Circuits avid Harris Harvey Mudd College Spring 2004 1 Outline Floorplanning Sequencing Sequencing Element esign Max and Min-elay Clock Skew Time
More informationSynchronization circuit with synchronized vertical divider system for 60 Hz TDA2579C
FEATURES Synchronization and horizontal part Horizontal sync separator and noise inverter Horizontal oscillator Horizontal output stage Horizontal phase detector (sync to oscillator) Triple current source
More informationLow Power D Flip Flop Using Static Pass Transistor Logic
Low Power D Flip Flop Using Static Pass Transistor Logic 1 T.SURIYA PRABA, 2 R.MURUGASAMI PG SCHOLAR, NANDHA ENGINEERING COLLEGE, ERODE, INDIA Abstract: Minimizing power consumption is vitally important
More informationCombining Dual-Supply, Dual-Threshold and Transistor Sizing for Power Reduction
Combining Dual-Supply, Dual-Threshold and Transistor Sizing for Reduction Stephanie Augsburger 1, Borivoje Nikolić 2 1 Intel Corporation, Enterprise Processors Division, Santa Clara, CA, USA. 2 Department
More informationSDA 3302 Family. GHz PLL with I 2 C Bus and Four Chip Addresses
GHz PLL with I 2 C Bus and Four Chip Addresses Preliminary Data Features 1-chip system for MPU control (I 2 C bus) 4 programmable chip addresses Short pull-in time for quick channel switch-over and optimized
More informationEITF35: Introduction to Structured VLSI Design
EITF35: Introduction to Structured VLSI Design Part 4.2.1: Learn More Liang Liu liang.liu@eit.lth.se 1 Outline Crossing clock domain Reset, synchronous or asynchronous? 2 Why two DFFs? 3 Crossing clock
More informationEE 447/547 VLSI Design. Lecture 9: Sequential Circuits. VLSI Design EE 447/547 Sequential circuits 1
EE 447/547 VLSI esign Lecture 9: Sequential Circuits Sequential circuits 1 Outline Floorplanning Sequencing Sequencing Element esign Max and Min-elay Clock Skew Time Borrowing Two-Phase Clocking Sequential
More informationLecture 11: Sequential Circuit Design
Lecture 11: Sequential Circuit esign Outline q Sequencing q Sequencing Element esign q Max and Min-elay q Clock Skew q Time Borrowing q Two-Phase Clocking 2 Sequencing q Combinational logic output depends
More informationEECS150 - Digital Design Lecture 2 - CMOS
EECS150 - Digital Design Lecture 2 - CMOS January 23, 2003 John Wawrzynek Spring 2003 EECS150 - Lec02-CMOS Page 1 Outline Overview of Physical Implementations CMOS devices Announcements/Break CMOS transistor
More informationTechnology Scaling Issues of an I DDQ Built-In Current Sensor
Technology Scaling Issues of an I DDQ Built-In Current Sensor Bin Xue, D. M. H. Walker Dept. of Computer Science Texas A&M University College Station TX 77843-3112 Tel: (979) 862-4387 Email: {binxue, walker}@cs.tamu.edu
More informationo-microgigacn Data Sheet Revision Channel Optical Transceiver Module Part Number: Module: FPD-010R008-0E Patch Cord: FOC-CC****
o-microgigacn 4-Channel Optical Transceiver Module Part Number: Module: FPD-010R008-0E Patch Cord: FOC-CC**** Description Newly developed optical transceiver module, FUJITSU s o-microgigacn series supports
More informationSynchronizing Multiple ADC08xxxx Giga-Sample ADCs
Application Bulletin July 19, 2010 Synchronizing Multiple 0xxxx Giga-Sample s 1.0 Introduction The 0xxxx giga-sample family of analog-to-digital converters (s) make the highest performance data acquisition
More informationDual Edge Adaptive Pulse Triggered Flip-Flop for a High Speed and Low Power Applications
International Journal of Scientific and Research Publications, Volume 5, Issue 10, October 2015 1 Dual Edge Adaptive Pulse Triggered Flip-Flop for a High Speed and Low Power Applications S. Harish*, Dr.
More informationLOW POWER DOUBLE EDGE PULSE TRIGGERED FLIP FLOP DESIGN
INTERNATIONAL JOURNAL OF RESEARCH IN COMPUTER APPLICATIONS AND ROBOTICS ISSN 2320-7345 LOW POWER DOUBLE EDGE PULSE TRIGGERED FLIP FLOP DESIGN G.Swetha 1, T.Krishna Murthy 2 1 Student, SVEC (Autonomous),
More informationAN EFFICIENT LOW POWER DESIGN FOR ASYNCHRONOUS DATA SAMPLING IN DOUBLE EDGE TRIGGERED FLIP-FLOPS
AN EFFICIENT LOW POWER DESIGN FOR ASYNCHRONOUS DATA SAMPLING IN DOUBLE EDGE TRIGGERED FLIP-FLOPS NINU ABRAHAM 1, VINOJ P.G 2 1 P.G Student [VLSI & ES], SCMS School of Engineering & Technology, Cochin,
More informationP.Akila 1. P a g e 60
Designing Clock System Using Power Optimization Techniques in Flipflop P.Akila 1 Assistant Professor-I 2 Department of Electronics and Communication Engineering PSR Rengasamy college of engineering for
More informationResearch Article Ultra Low Power, High Performance Negative Edge Triggered ECRL Energy Recovery Sequential Elements with Power Clock Gating
Research Journal of Applied Sciences, Engineering and Technology 7(16): 3312-3319, 2014 DOI:10.19026/rjaset.7.676 ISSN: 2040-7459; e-issn: 2040-7467 2014 Maxwell Scientific Publication Corp. Submitted:
More informationEE-382M VLSI II FLIP-FLOPS
EE-382M VLSI II FLIP-FLOPS Gian Gerosa, Intel Fall 2008 EE 382M Class Notes Page # 1 / 31 OUTLINE Trends LATCH Operation FLOP Timing Diagrams & Characterization Transfer-Gate Master-Slave FLIP-FLOP Merged
More informationANALYSIS OF POWER REDUCTION IN 2 TO 4 LINE DECODER DESIGN USING GATE DIFFUSION INPUT TECHNIQUE
ANALYSIS OF POWER REDUCTION IN 2 TO 4 LINE DECODER DESIGN USING GATE DIFFUSION INPUT TECHNIQUE *Pranshu Sharma, **Anjali Sharma * Assistant Professor, Department of ECE AP Goyal Shimla University, Shimla,
More informationEEC 116 Fall 2011 Lab #5: Pipelined 32b Adder
EEC 116 Fall 2011 Lab #5: Pipelined 32b Adder Dept. of Electrical and Computer Engineering University of California, Davis Issued: November 2, 2011 Due: November 16, 2011, 4PM Reading: Rabaey Sections
More informationMASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Science
MASSACHUSETTS INSTITUTE OF TECHNOLOGY epartment of Electrical Engineering and Computer Science 6.374: Analysis and esign of igital Integrated Circuits Problem Set # 5 Fall 2003 Issued: 10/28/03 ue: 11/12/03
More informationIntroduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1
2007 Introduction BK TP.HCM FLIP-FLOP So far we have seen Combinational Logic The output(s) depends only on the current values of the input variables Here we will look at Sequential Logic circuits The
More informationNew Single Edge Triggered Flip-Flop Design with Improved Power and Power Delay Product for Low Data Activity Applications
American-Eurasian Journal of Scientific Research 8 (1): 31-37, 013 ISSN 1818-6785 IDOSI Publications, 013 DOI: 10.589/idosi.aejsr.013.8.1.8366 New Single Edge Triggered Flip-Flop Design with Improved Power
More informationAN-822 APPLICATION NOTE
APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com Synchronization of Multiple AD9779 Txs by Steve Reine and Gina Colangelo
More informationHardware Design I Chap. 5 Memory elements
Hardware Design I Chap. 5 Memory elements E-mail: shimada@is.naist.jp Why memory is required? To hold data which will be processed with designed hardware (for storage) Main memory, cache, register, and
More informationModeling and designing of Sense Amplifier based Flip-Flop using Cadence tool at 45nm
Modeling and designing of Sense Amplifier based Flip-Flop using Cadence tool at 45nm Akhilesh Tiwari1 and Shyam Akashe2 1Research Scholar, ITM University, Gwalior, India antrixman75@gmail.com 2Associate
More informationEECS150 - Digital Design Lecture 3 - Timing
EECS150 - Digital Design Lecture 3 - Timing September 3, 2002 John Wawrzynek Fall 2002 EECS150 - Lec03-Timing Page 1 Outline Finish up from lecture 2 General Model of Synchronous Systems Performance Limits
More informationReport on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533
Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop Course project for ECE533 I. Objective: REPORT-I The objective of this project is to design a 4-bit counter and implement it into a chip
More informationECEN454 Digital Integrated Circuit Design. Sequential Circuits. Sequencing. Output depends on current inputs
ECEN454 igital Integrated Circuit esign Sequential Circuits ECEN 454 Combinational logic Sequencing Output depends on current inputs Sequential logic Output depends on current and previous inputs Requires
More informationCMOS Low Power, High Speed Dual- Modulus32/33Prescalerin sub-nanometer Technology
IJSTE International Journal of Science Technology & Engineering Vol. 1, Issue 1, July 2014 ISSN(online): 2349-784X CMOS Low Power, High Speed Dual- Modulus32/33Prescalerin sub-nanometer Technology Dabhi
More informationDesign Project: Designing a Viterbi Decoder (PART I)
Digital Integrated Circuits A Design Perspective 2/e Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolić Chapters 6 and 11 Design Project: Designing a Viterbi Decoder (PART I) 1. Designing a Viterbi
More informationClock - key to synchronous systems. Topic 7. Clocking Strategies in VLSI Systems. Latch vs Flip-Flop. Clock for timing synchronization
Clock - key to synchronous systems Topic 7 Clocking Strategies in VLSI Systems Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Clocks help the design of FSM where
More informationClock - key to synchronous systems. Lecture 7. Clocking Strategies in VLSI Systems. Latch vs Flip-Flop. Clock for timing synchronization
Clock - key to synchronous systems Lecture 7 Clocking Strategies in VLSI Systems Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Clocks help the design of FSM where
More informationDesign of a Low Power and Area Efficient Flip Flop With Embedded Logic Module
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 10, Issue 6, Ver. II (Nov - Dec.2015), PP 40-50 www.iosrjournals.org Design of a Low Power
More informationPICOSECOND TIMING USING FAST ANALOG SAMPLING
PICOSECOND TIMING USING FAST ANALOG SAMPLING H. Frisch, J-F Genat, F. Tang, EFI Chicago, Tuesday 6 th Nov 2007 INTRODUCTION In the context of picosecond timing, analog detector pulse sampling in the 10
More informationLow Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur
Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture No. # 29 Minimizing Switched Capacitance-III. (Refer
More informationSequential Design Basics
Sequential Design Basics Lecture 2 topics A review of devices that hold state A review of Latches A review of Flip-Flops Unit of text Set-Reset Latch/Flip-Flops/D latch/ Edge triggered D Flip-Flop 8/22/22
More informationClock Domain Crossing. Presented by Abramov B. 1
Clock Domain Crossing Presented by Abramov B. 1 Register Transfer Logic Logic R E G I S T E R Transfer Logic R E G I S T E R Presented by Abramov B. 2 RTL (cont) An RTL circuit is a digital circuit composed
More informationDesign and Analysis of Custom Clock Buffers and a D Flip-Flop for Low Swing Clock Distribution Networks. A Thesis presented.
Design and Analysis of Custom Clock Buffers and a D Flip-Flop for Low Swing Clock Distribution Networks A Thesis presented by Mallika Rathore to The Graduate School in Partial Fulfillment of the Requirements
More information