A MTCA.4 Clock and Control System for the EuXFEL 2-D Detectors: Tests and Further Development
|
|
- Lynne Potter
- 5 years ago
- Views:
Transcription
1 A MTCA.4 Clock and Control System for the EuXFEL 2-D Detectors: Tests and Further Development Erdem Motuk, Member, IEEE, Martin Postranecky, Matt Warren, and Matthew Wing Abstract This paper presents the experiences with the clock and control (CC) system for the EuXFEL mega-pixel detectors. The CC system is the combination of an MTCA.4 based AMC and a Rear Transition Module (RTM), which resides in a MTCA.4 crate with the Timing Receiver (TR) board and the crate CPU unit. The main function is to synchronise the DAQ system to the general EuXFEL timing. The firmware for the CC system which runs on a Xilinx Virtex5 FPGA on the AMC board is described in detail. Additionally, the tests that have performed to validate the functionality of the CC system are presented along with the resulting modifications for the final version of the hardware. T I. INTRODUCTION he design and the development of the hardware for the Clock and Control (CC) system for the European Free Electron Laser (EuXFEL) megapixel detectors is described in [1]. The system is based on a combination of a general purpose MTCA.4 AMC board and a compatible Rear Transition Module. A DESY designed AMC board [2] having a Xilinx V5LX50T FPGA provides processing power and connectivity for different subsystems in the EuXFEL. The RTM is a custom designed PCB that is connected to the AMC via the 60-pin ADF connector which provides up to 54 differential links in addition to the power and the control signals for the MTCA.4 operation. The RTM in turn provides the connectivity to the Front End Electronics (FEE) units at the detector end through the use of a stacked RJ45 connector. Fig. 1 shows the CC RTM prototype. The structure of the EuXFEL 2D detector readout system for the LPD detector can be seen in Fig. 2, where the CC system sits in a MTCA.4 crate along with the timing receiver (TR) board and the crate CPU. The timing receiver board is responsible for the synchronisation of the detectors and the DAQ system to the general EuXFEL timing. Manuscript received June 11, 2012 E. Motuk is with the University College London, Department of Physics and Astronomy, Gower Street, London, WC1E 6BT, UK (telephone: , emotuk@hep.ucl.ac.uk). M. Postranecky is with the University College London, Department of Physics and Astronomy, Gower Street, London, WC1E 6BT, UK (telephone: , mp@hep.ucl.ac.uk). M. Warren is with the University College London, Department of Physics and Astronomy, Gower Street, London, WC1E 6BT, UK (telephone: , warren@hep.ucl.ac.uk). M. Wing is with the University College London, Department of Physics and Astronomy, Gower Street, London, WC1E 6BT, UK (telephone: , mw@hep.ucl.ac.uk). Fig. 1. The CC RTM prototype. Fig. 2. The structure of the EuXFEL 2D detector readout system. The EuXFEL facility will generate coherent and intense Xray flashes with a ~4.5 MHz bunch frequency [3]. The Timing Receiver (TR) board [4], housed in the same crate as the CC system delivers the bunch clock which is the same frequency as the bunch frequency or double that frequency at ~9 MHz to the CC through the MTCA.4 backplane on TCLK1 line [9]. In addition to the bunch clock, there are backplane MLVDS links to the TR. These links include the Start/Trigger signal which denotes the start of the bunch train, the telegram data that carries the information comprising the current bunch train ID and the bunch pattern index, and the 108 MHz telegram clock to which the telegram data is sent synchronously. Additionally, extra connections also exist on the bussed
2 MLVDS links for various functions such as resetting the CC system and status from the CC system. At the detector end there are FEE units which transport the detector data to the train builder (TB) which in turn sends its data to the PC farm [5]. The CC system multiplies the bunch clock received from the TR to 99 MHz and distributes this clock to the FEE units in order to synchronise the DAQ system to the EuXFEL facility timing. The clocking circuitry (Fig. 3) on the RTM includes a local crystal oscillator, PLL and non-pll based multiplexers in order to provide an uninterrupted, stable clock to the final PLL which multiplies the bunch clock to provide the 99 MHz clock. This clock is then converted to differential and goes into a 1:16 LVDS fan-out chip. A copy of this clock also goes back to the FPGA through the RTM connector. the functional blocks attached to the bus as shown in Fig. 5. The EuXFEL central software system controls the CC system through the PCIe link. Fig. 5. The block diagram of the CC FPGA firmware The FAST TX module generates the control messages to the FEE units (FAST data) that are sent synchronously to the 99 MHz clock. The protocol for the messages can be seen in table I. The values for the payload are read from the II Bus registers. TABLE I. THE PROTOCOL FOR THE FAST DATA Fig. 3. Block diagram of the clocking circuitry on the CC RTM The link between a FEE unit and the CC system consists of 4 LVDS pairs which fit into a single RJ45 connector. In addition to the 99 MHz clock, control data and the VETO information are sent to the FEE units. The control data which is called the FAST data contains synchronising information such as the start and the end of a bunch trains along with the train ID numbers and the bunch pattern index values. The status information from the FEE units is received on the remaining differential link. By using a 2x8 RJ45 connector up to 16 FEMs which make up a 1 megapixel detector can be supported. The use of CC slaves provides the scalability of the system to support up to 6 megapixel detectors in a single 12 slot MTCA.4 crate as shown in Fig. 4. The CC slaves get the 99 MHz clock from the master on the MTCA.4 backplane on the TCLK2 line. Fig. 3. The CC master (blue) and the slave (yellow) boards along with the TR board on a 12-slot MTCA.4 crate II. THE FPGA FIRMWARE The FPGA firmware for the CC system is built around a bus/register structure called the II Bus [6], whose registers are accessed through either the PCIe link to the crate processor or The telegram RX module receives the telegram data from the TR board on the same crate in order to extract the train ID numbers and the bunch pattern index values from the serial data received synchronously to a 130 MHz telegram clock. These values are written to the respective registers on the II Bus. The veto system for the 2D detectors takes the information from the veto sources and sends commands to the FEEs in order to skip the detector data related to certain bunches, thus saving storage in the detector ASICs [7]. The veto sources can be avalanche photo diodes, machine protection system and so on. Between the veto sources and the FEEs there are two functional entities, namely the veto units and the veto sources. The veto logic module in the CC firmware can act as both the veto unit and the user or just the veto user. The function of a veto unit is to gather the data coming from the possible veto sources and make decisions on which bunch data is to be rejected. The veto unit receives the data from the veto sources through 2.5 Gbps high speed serial optical links with a low overhead higher level protocol. The data incorporating the veto decisions are sent to the veto users on the identical physical layer with a different high level protocol. The veto user processes the information from the veto unit and formats this data to be sent synchronously to the 99 MHz clock to the FEE units. This protocol is shown in Table II.
3 The veto unit for the 2D detectors is envisaged as a separate MTCA.4 board [7]. However, until the hardware for this unit is developed, the CC system will act as both the veto unit and the veto user. Either acting solely as a veto user or both the veto unit and the user, the CC system will make use of the high speed RocketIO links on the FPGA and the SFP modules that can be attached to the DAMC2. The II Bus registers provide the link between the veto logic and the RocketIO block. In addition to the modules shown in Fig. 5, further test related modules can be attached to the II Bus such as the PRBS generator block which can be used to test the data link. MSO scope with the Agilent supplied jitter analysis software EZJIT. The test points on the PCB are on the first output of the 1:16 LVDS fan-out chip just before the RJ45 connector. TABLE II. THE PROTOCOL FOR THE CC FEE VETO LINK Fig. 6: The scope snapshot showing the TIE on the 99MHz clock III. TESTS WITH THE SYSTEM A. Initial Tests The first tests with the CC RTM involved ensuring the correct power-on when coupled with the DAMC2 in a MTCA.4 crate. The AMC board turns the 12 V power for the RTM on when the FRU record for the RTM is checked by the MCU and access to the I2C extender is established in order to read the status signals according to the MTCA.4 standard. The MCU then enables the DC-DC converter on the RTM in order to generate the power for the 3.3V voltage rail. The power-on tests for the first manufactured RTM initially failed. After correcting the values for the timeout capacitors for the hotswap voltage controller on the DAMC2 the management power turned on. The last problem involved faulty soldering of the DC-DC converter on the RTM on the first prototype board tested. The DC-DC converter on this board was removed allowing other tests which will be presented next. The other prototype boards did not show this problem. After the initial tests the operation of the clock circuitry was tested. There are two ways of generating the 99 MHz FEE clock. The first involves the local oscillator generating 9 MHz and the final PLL multiplying it. The second is to get the 9 MHz or 4.5 MHz clock from the TR board through the TCLK1 line on the MTCA.4 backplane. Verifying the operation of the clock circuitry also tests the RTM connection to the FPGA on DAMC2. As a result of the tests the 99 MHz clock was generated successfully from both the clock sources without any problems. B. Clock Jitter One of the most important performance metrics for the CC system is the jitter on the 99 MHz FEE clock. This clock is the only clock that provides the synchronisation of the FEE units with the main EuXFEL facility timing. The initial jitter specification is to have a Time Interval Error (TIE) below 200 ps for this clock. The jitter was measured using an Agilent The current configuration of the CC RTM showed a high TIE and period jitter reading on the 99 MHz clock with the shape of the histogram suggesting a high amount of deterministic jitter. Fig. 6 shows the TIE snapshot from the scope. The scope screen is divided into three parts where the top part shows the clock waveform, the middle shows the histogram and the bottom part shows the spectrum of the jitter with the frequency on the horizontal axis and the jitter value on the vertical. Additionally, in the very bottom of the screen statistics for the jitter histogram can be seen. There is a high peak around the 780 KHz and a smaller peak at double this frequency. This corresponds to the switching frequency of the DC/DC converter, LTM4600EV, set on the CC RTM. Therefore, we can infer that the main jitter contribution comes from the ripple on the 3.3 V output from the DC/DC converter. Fig. 7. The TIE snapshot corresponding to the case where 3.3V power is supplied externally. Another test involved the RTM board with the DC/DC converter removed. We provided the 3.3V from an external power supply with cables soldered on to each side of the output bulk capacitor of the removed DC/DC converter. The resulting TIE measurements (Fig. 7) showed much improved
4 values, with the jitter histogram suggesting the jitter in the system is mostly random. The further tests involved applying filtering on the 3.3 V rail to reduce the jitter readings. LTM4600EV was soldered on a small PCB and this PCB was attached to the CC RTM. Fig. 8 shows the most promising jitter readings which were obtained when a LC filter (1uH/1UF) is attached to the output of the DC/DC converter in addition to the required capacitors. predefined start word for synchronisation. The data is sent in a source-synchronous way to the 99 MHz FEE clock. Fig. 10 presents a scope output showing the clock and the bursts of data. Fig. 10. Scope snapshot showing the PRBS words interspersed with long periods of zero. Fig. 8. The TIE snapshot corresponding to the case where the DC converter s output is filtered. We envisage further improvements when this filtering scheme is employed on the final version of the CC RTM and the voltage plane for the clocking circuitry is separated from the main power plane by a ferrite bead. C. Cable Length Another important issue is the reliable data and clock transmission over long cables in the absence of a DC balanced data. The space limitations in the experimental area necessitate long cable lengths. The clock and the data links to the FEE units are all AC coupled. Because the data sent to the FEEs is not DC balanced, a special circuitry on the receiver side is used to alleviate the DC wander [8]. As shown in Fig. 9 this circuitry uses a feedback to hold the signal level beyond the RC constant. By having two LVDS buffers in series it limits the data rate and the maximum cable length to be used for the FAST data link. Fig. 9. The receiver circuitry for the AC coupled links on the FEE side The tests involved using a data pattern which would cause a high DC wander on the AC coupled data link. The data is generated such that short bursts of 22-bit Pseudo Random Bit Sequence (PRBS) words are interspersed between long sequences ones or zeros. The sequence always starts with a Fig. 11. Experiment setup involving the prototype LPD FEM board For the receiving circuitry a prototype FEE board designed for the LPD detector was used [10]. Fig.11 shows the FEM board connected to the CC system. Both the clock and the data channels on the receiver side had the special feedback circuitry which also has a RJ45 connector and 100 ohm balanced, length-matched LVDS lines going straight into the FPGA on the FEE board. The receiving circuitry transfers the data to the FPGA on the receiver card and the data is compared to the data generated on the receiver card in tandem. In the receiver firmware there is a word and a bit error counter to observe the error rate. The Chipscope analysis software running on the receiver provides the ability to view the data transmission and the error rate. The tests were performed using Ethernet cables of lengths 10 m, 15 m, 20 m, 30 m and 50 m. There were no errors observed during a running period of more than 24 hours with the CAT6 SFTP cables up to 30m. Fig. 12 presents a Chipscope snapshot from the test with a 30m CAT6 SFTP cable showing correctly received random data after a long period of zero data. The random data test failed at the 50 m cable. The data word denoting the start of the random sequence was not properly captured every time due to the reduced voltage swing at the end of the cable. If there is a need to support a 50m cable length, MLVDS drivers have to be tested for data and clock transmission.
5 Fig. 12. A Chipscope snapshot from the long cable tests IV. CONCLUSIONS The experience with the first prototype of the CC system has been positive. The performance tests showed that there is a need for improvement especially the jitter readings on the 99 MHz line. Further tests to reduce the jitter value on this clock tell us that this is achievable with the solution of applying a filter at the output of the DC/DC converter and the power plane for the clocking circuitry being separated from the main power plane by a ferrite bead. The required length of the cable between the CC system and the FEE units is not finalised yet, however the system can support up to a 30m cable with the current configuration, albeit in the lab conditions. Further work on improving this performance metric is being undertaken. Additionally, the tests involving the actual FEE hardware and a prototype DAQ system integration test are being done. The CC hardware/firmware system is designed to provide the flexibility, extensibility and scalability to support possible future upgrades to the 2D megapixel detectors. The final version of the CC hardware is currently being designed and will be manufactured early REFERENCES [1] E. Motuk, M. Postranecky, M. Warren, M. Wing, Design and development of electronics for the EuXFEL clock and control system, JINST 7 (2012) C01062, doi: / /7/01/c01062 [2] P. Vetrov, Versatile AMC for XFEL machine control, in ATCA workshop presentation of IEEE Real Time Conference, May 24-28, 2010, Lisboa, Portugal [3] M. Altarelli et al., The European X-ray free-electron laser, Technical Design Report, DESY [4] A. Hidvegi, P. Gessler, K. Rehlich, C. Bohm, Timing and triggering system prototype for the XFEL project, in IEEE Transactions on Nuclear Science, Vol. 58, No. 4, August 2011 [5] J. Coughlan, C. Day, S. Glagedera, and R. Halsall, The train builder data acquisition system for the European-XFEL, JINST 6 C11029 (2011) [doi: / /6/11/c11029]. [6] K. T. Pozniak, Internal interface, TESLA Report , DESY, Hamburg [7] J. Coughlan, T. Gerlach, P. Gessler, and P. Goettlicher, Specification of the veto system at EuXFEL, Technical Report, 2012, pixel_detectors/clock_and_control/ [8] D. Nelson, M. Warren, Buffer Control Chip (BCC) for the ATLAS tracker upgrade, in Proceedings of TWEPP-09 Topical Workshop on Electronics for Particle Physics, Paris, France [9] K. Rehlich, Preliminary: Timing system for XFEL, unpublished [10] J Coughlan, S Cook, C Day, R Halsall and S Taghavi, The data acquisition card for the large pixel detector at the European-XFEL, JINST 6 C12057 (20111) doi: / /6/12/c12057
THE DIAGNOSTICS BACK END SYSTEM BASED ON THE IN HOUSE DEVELOPED A DA AND A D O BOARDS
THE DIAGNOSTICS BACK END SYSTEM BASED ON THE IN HOUSE DEVELOPED A DA AND A D O BOARDS A. O. Borga #, R. De Monte, M. Ferianis, L. Pavlovic, M. Predonzani, ELETTRA, Trieste, Italy Abstract Several diagnostic
More informationCMS Conference Report
Available on CMS information server CMS CR 1997/017 CMS Conference Report 22 October 1997 Updated in 30 March 1998 Trigger synchronisation circuits in CMS J. Varela * 1, L. Berger 2, R. Nóbrega 3, A. Pierce
More informationSingMai Electronics SM06. Advanced Composite Video Interface: HD-SDI to acvi converter module. User Manual. Revision 0.
SM06 Advanced Composite Video Interface: HD-SDI to acvi converter module User Manual Revision 0.4 1 st May 2017 Page 1 of 26 Revision History Date Revisions Version 17-07-2016 First Draft. 0.1 28-08-2016
More informationGALILEO Timing Receiver
GALILEO Timing Receiver The Space Technology GALILEO Timing Receiver is a triple carrier single channel high tracking performances Navigation receiver, specialized for Time and Frequency transfer application.
More informationBABAR IFR TDC Board (ITB): system design
BABAR IFR TDC Board (ITB): system design Version 1.1 12 december 1997 G. Crosetti, S. Minutoli, E. Robutti I.N.F.N. Genova 1. Introduction TDC readout of the IFR will be used during BABAR data taking to
More informationSingMai Electronics SM06. Advanced Composite Video Interface: DVI/HD-SDI to acvi converter module. User Manual. Revision th December 2016
SM06 Advanced Composite Video Interface: DVI/HD-SDI to acvi converter module User Manual Revision 0.3 30 th December 2016 Page 1 of 23 Revision History Date Revisions Version 17-07-2016 First Draft. 0.1
More informationTrain builder meeting minutes
Train builder meeting minutes Minutes of 10th September 2008 meeting, 9:00-17:00, Cosener s House Author: C.Youngman (Revised 16.9.2008) 1. People present STFC & LPD: C. Angelsen, J.Coughlan, M.French,
More informationSynthesized Clock Generator
Synthesized Clock Generator CG635 DC to 2.05 GHz low-jitter clock generator Clocks from DC to 2.05 GHz Random jitter
More informationAgilent Technologies Pulse Pattern and Data Generators Digital Stimulus Solutions
Agilent Technologies Pattern and Data Generators Digital Stimulus Solutions Leading pulse, pattern, data and clock generation for all test needs in digital design and manufacturing Pattern Generators Agilent
More informationLocal Trigger Electronics for the CMS Drift Tubes Muon Detector
Amsterdam, 1 October 2003 Local Trigger Electronics for the CMS Drift Tubes Muon Detector Presented by R.Travaglini INFN-Bologna Italy CMS Drift Tubes Muon Detector CMS Barrel: 5 wheels Wheel : Azimuthal
More informationUsing the MAX3656 Laser Driver to Transmit Serial Digital Video with Pathological Patterns
Design Note: HFDN-33.0 Rev 0, 8/04 Using the MAX3656 Laser Driver to Transmit Serial Digital Video with Pathological Patterns MAXIM High-Frequency/Fiber Communications Group AVAILABLE 6hfdn33.doc Using
More informationMajor Differences Between the DT9847 Series Modules
DT9847 Series Dynamic Signal Analyzer for USB With Low THD and Wide Dynamic Range The DT9847 Series are high-accuracy, dynamic signal acquisition modules designed for sound and vibration applications.
More informationREADOUT ELECTRONICS FOR TPC DETECTOR IN THE MPD/NICA PROJECT
READOUT ELECTRONICS FOR TPC DETECTOR IN THE MPD/NICA PROJECT S.Movchan, A.Pilyar, S.Vereschagin a, S.Zaporozhets Veksler and Baldin Laboratory of High Energy Physics, Joint Institute for Nuclear Research,
More informationThe TRIGGER/CLOCK/SYNC Distribution for TJNAF 12 GeV Upgrade Experiments
1 1 1 1 1 1 1 1 0 1 0 The TRIGGER/CLOCK/SYNC Distribution for TJNAF 1 GeV Upgrade Experiments William GU, et al. DAQ group and Fast Electronics group Thomas Jefferson National Accelerator Facility (TJNAF),
More informationA MISSILE INSTRUMENTATION ENCODER
A MISSILE INSTRUMENTATION ENCODER Item Type text; Proceedings Authors CONN, RAYMOND; BREEDLOVE, PHILLIP Publisher International Foundation for Telemetering Journal International Telemetering Conference
More informationGREAT 32 channel peak sensing ADC module: User Manual
GREAT 32 channel peak sensing ADC module: User Manual Specification: 32 independent timestamped peak sensing, ADC channels. Input range 0 to +8V. Sliding scale correction. Peaking time greater than 1uS.
More informationTTC Interface Module for ATLAS Read-Out Electronics: Final production version based on Xilinx FPGA devices
Physics & Astronomy HEP Electronics TTC Interface Module for ATLAS Read-Out Electronics: Final production version based on Xilinx FPGA devices LECC 2004 Matthew Warren warren@hep.ucl.ac.uk Jon Butterworth,
More informationATCA-based LLRF System for XFEL
ATCA-based LLRF System for XFEL Demonstration at FLASH Waldemar Koprek, DESY for the XFEL LLRF team Outline Introduction to ATCA LLRF System for the European XFEL Demonstration at FLASH Measurements Introduction
More informationLaboratory 4. Figure 1: Serdes Transceiver
Laboratory 4 The purpose of this laboratory exercise is to design a digital Serdes In the first part of the lab, you will design all the required subblocks for the digital Serdes and simulate them In part
More informationRX40_V1_0 Measurement Report F.Faccio
RX40_V1_0 Measurement Report F.Faccio This document follows the previous report An 80Mbit/s Optical Receiver for the CMS digital optical link, dating back to January 2000 and concerning the first prototype
More informationDT3162. Ideal Applications Machine Vision Medical Imaging/Diagnostics Scientific Imaging
Compatible Windows Software GLOBAL LAB Image/2 DT Vision Foundry DT3162 Variable-Scan Monochrome Frame Grabber for the PCI Bus Key Features High-speed acquisition up to 40 MHz pixel acquire rate allows
More informationA Serializer ASIC at 5 Gbps for Detector Front-end Electronics Readout
A Serializer ASIC at 5 Gbps for Detector Front-end Electronics Readout Jingbo Ye, on behalf of the ATLAS Liquid Argon Calorimeter Group Department of Physics, Southern Methodist University, Dallas, Texas
More informationFeatures. For price, delivery, and to place orders, please contact Hittite Microwave Corporation:
HMC-C1 Typical Applications The HMC-C1 is ideal for: OC-78 and SDH STM-25 Equipment Serial Data Transmission up to 5 Gbps Short, intermediate, and long haul fiber optic applications Broadband Test and
More informationR3B Si TRACKER CABLE TEST REPORT
R3B Si TRACKER CABLE TEST REPORT Author: Mos Kogimtzis Date: 22/05/2012 Department: NPG, Technology Project: R3B Si Tracker Detector Customer: Internal 1. Scope The aim of the test described below is to
More informationS.Cenk Yıldız on behalf of ATLAS Muon Collaboration. Topical Workshop on Electronics for Particle Physics, 28 September - 2 October 2015
THE ATLAS CATHODE STRIP CHAMBERS A NEW ATLAS MUON CSC READOUT SYSTEM WITH SYSTEM ON CHIP TECHNOLOGY ON ATCA PLATFORM S.Cenk Yıldız on behalf of ATLAS Muon Collaboration University of California, Irvine
More informationTHE WaveDAQ SYSTEM FOR THE MEG II UPGRADE
Stefan Ritt, Paul Scherrer Institute, Switzerland Luca Galli, Fabio Morsani, Donato Nicolò, INFN Pisa, Italy THE WaveDAQ SYSTEM FOR THE MEG II UPGRADE DRS4 Chip 0.2-2 ns Inverter Domino ring chain IN Clock
More informationHMC-C060 HIGH SPEED LOGIC. 43 Gbps, D-TYPE FLIP-FLOP MODULE. Features. Typical Applications. General Description. Functional Diagram
HMC-C Features Typical Applications The HMC-C is ideal for: OC-78 and SDH STM-25 Equipment Serial Data Transmission up to 43 Gbps Digital Logic Systems up to 43 Gbps Broadband Test and Measurement Functional
More informationASNT_PRBS20B_1 18Gbps PRBS7/15 Generator Featuring Jitter Insertion, Selectable Sync, and Output Amplitude Control
ASNT_PRBS20B_1 18Gbps PRBS7/15 Generator Featuring Jitter Insertion, Selectable Sync, and Output Amplitude Control Broadband frequency range from 20Mbps 18.0Gbps Minimal insertion jitter Fast rise and
More informationThe Pixel Trigger System for the ALICE experiment
CERN, European Organization for Nuclear Research E-mail: gianluca.aglieri.rinella@cern.ch The ALICE Silicon Pixel Detector (SPD) data stream includes 1200 digital signals (Fast-OR) promptly asserted on
More informationDT9857E. Key Features: Dynamic Signal Analyzer for Sound and Vibration Analysis Expandable to 64 Channels
DT9857E Dynamic Signal Analyzer for Sound and Vibration Analysis Expandable to 64 Channels The DT9857E is a high accuracy dynamic signal acquisition module for noise, vibration, and acoustic measurements
More informationMinutes of the Train Builder meeting ( ) AER 5.21, C.Youngman (last revised )
Minutes of the Train Builder meeting (18.2.2010) AER 5.21, C.Youngman (last revised 22.2.2010) 1 Attendance list... 1 2 Introduction C.Youngman... 1 3 Actions list from last meeting... 2 4 C&C status and
More informationBABAR IFR TDC Board (ITB): requirements and system description
BABAR IFR TDC Board (ITB): requirements and system description Version 1.1 November 1997 G. Crosetti, S. Minutoli, E. Robutti I.N.F.N. Genova 1. Timing measurement with the IFR Accurate track reconstruction
More informationPBR-310C E-BERT. 10Gb/s BERT System with Eye Diagram Tracer
PBR-310C E-BERT 10Gb/s BERT System with Eye Diagram Tracer rate from 8.5~11.1Gb/s and extend data rate down to 125M~5Gb/s Support up to four channels Eye Diagram and Mask Test* Eye Contour and Histogram*
More informationLevel 1 Calorimeter Trigger:
ATL DA ES 0038 30 November 2006 EDMS document number 489129 Version Draft 0.6 Level 1 Calorimeter Trigger: DAQ and CMM cabling L1Calo Group 1 1 Introduction The purpose of this note is to complete the
More informationExercise 1-2. Digital Trunk Interface EXERCISE OBJECTIVE
Exercise 1-2 Digital Trunk Interface EXERCISE OBJECTIVE When you have completed this exercise, you will be able to explain the role of the digital trunk interface in a central office. You will be familiar
More informationHMC-C064 HIGH SPEED LOGIC. 50 Gbps, XOR / XNOR Module. Features. Typical Applications. General Description. Functional Diagram
HMC-C4 Features Typical Applications The HMC-C4 is ideal for: OC-78 and SDH STM-25 Equipment Serial Data Transmission up to 5 Gbps Digital Logic Systems up to 5 Gbps Broadband Test and Measurement Functional
More informationSignalTap Plus System Analyzer
SignalTap Plus System Analyzer June 2000, ver. 1 Data Sheet Features Simultaneous internal programmable logic device (PLD) and external (board-level) logic analysis 32-channel external logic analyzer 166
More informationFPGA Based Data Read-Out System of the Belle 2 Pixel Detector
FPGA Based Read-Out System of the Belle 2 Pixel Detector Dmytro Levit, Igor Konorov, Daniel Greenwald, Stephan Paul Technische Universität München arxiv:1406.3864v1 [physics.ins-det] 15 Jun 2014 Abstract
More informationOptical Link Evaluation Board for the CSC Muon Trigger at CMS
Optical Link Evaluation Board for the CSC Muon Trigger at CMS 04/04/2001 User s Manual Rice University, Houston, TX 77005 USA Abstract The main goal of the design was to evaluate a data link based on Texas
More informationNutaq. PicoDigitizer-125. Up to 64 Channels, 125 MSPS ADCs, FPGA-based DAQ Solution With Up to 32 Channels, 1000 MSPS DACs PRODUCT SHEET. nutaq.
Nutaq Up to 64 Channels, 125 MSPS ADCs, FPGA-based DAQ Solution With Up to 32 Channels, 1000 MSPS DACs PRODUCT SHEET QUEBEC I MONTREAL I N E W YO R K I nutaq.com Nutaq The PicoDigitizer 125-Series is a
More informationChapter 4: One-Shots, Counters, and Clocks
Chapter 4: One-Shots, Counters, and Clocks I. The Monostable Multivibrator (One-Shot) The timing pulse is one of the most common elements of laboratory electronics. Pulses can control logical sequences
More informationSEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur
SEQUENTIAL LOGIC Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur www.satish0402.weebly.com OSCILLATORS Oscillators is an amplifier which derives its input from output. Oscillators
More information10Gbps SFP+ Optical Transceiver, 10km Reach
10Gbps SFP+ Optical Transceiver, 10km Reach Features Optical interface compliant to IEEE 802.3ae 10GBASE-LR Electrical interface compliant to SFF-8431 Hot Pluggable 1310nm DFB transmitter, PIN photo-detector
More informationPEP-II longitudinal feedback and the low groupdelay. Dmitry Teytelman
PEP-II longitudinal feedback and the low groupdelay woofer Dmitry Teytelman 1 Outline I. PEP-II longitudinal feedback and the woofer channel II. Low group-delay woofer topology III. Why do we need a separate
More informationDT9834 Series High-Performance Multifunction USB Data Acquisition Modules
DT9834 Series High-Performance Multifunction USB Data Acquisition Modules DT9834 Series High Performance, Multifunction USB DAQ Key Features: Simultaneous subsystem operation on up to 32 analog input channels,
More informationDT9837 Series. High Performance, USB Powered Modules for Sound & Vibration Analysis. Key Features:
DT9837 Series High Performance, Powered Modules for Sound & Vibration Analysis The DT9837 Series high accuracy dynamic signal acquisition modules are ideal for portable noise, vibration, and acoustic measurements.
More informationAn Overview of Beam Diagnostic and Control Systems for AREAL Linac
An Overview of Beam Diagnostic and Control Systems for AREAL Linac Presenter G. Amatuni Ultrafast Beams and Applications 04-07 July 2017, CANDLE, Armenia Contents: 1. Current status of existing diagnostic
More informationECE 5765 Modern Communication Fall 2005, UMD Experiment 10: PRBS Messages, Eye Patterns & Noise Simulation using PRBS
ECE 5765 Modern Communication Fall 2005, UMD Experiment 10: PRBS Messages, Eye Patterns & Noise Simulation using PRBS modules basic: SEQUENCE GENERATOR, TUNEABLE LPF, ADDER, BUFFER AMPLIFIER extra basic:
More informationA 5-Gb/s Half-rate Clock Recovery Circuit in 0.25-μm CMOS Technology
A 5-Gb/s Half-rate Clock Recovery Circuit in 0.25-μm CMOS Technology Pyung-Su Han Dept. of Electrical and Electronic Engineering Yonsei University Seoul, Korea ps@tera.yonsei.ac.kr Woo-Young Choi Dept.
More informationModel 5240 Digital to Analog Key Converter Data Pack
Model 5240 Digital to Analog Key Converter Data Pack E NSEMBLE D E S I G N S Revision 2.1 SW v2.0 This data pack provides detailed installation, configuration and operation information for the 5240 Digital
More informationDT3130 Series for Machine Vision
Compatible Windows Software DT Vision Foundry GLOBAL LAB /2 DT3130 Series for Machine Vision Simultaneous Frame Grabber Boards for the Key Features Contains the functionality of up to three frame grabbers
More informationIndustriefunkuhren. Technical Manual. OEM Sync-Module FE1000 (IRIG-B) ENGLISH
Industriefunkuhren Technical Manual OEM Sync-Module FE1000 (IRIG-B) ENGLISH Version: 07.02-24.03.2014 2 / 19 FE1000 IRIG-B Synchronisation - V07.02 IMPORTANT NOTES Version Number (Firmware / Manual) THE
More informationElectronics procurements
Electronics procurements 24 October 2014 Geoff Hall Procurements from CERN There are a wide range of electronics items procured by CERN but we are familiar with only some of them Probably two main categories:
More informationADF-2 Production Readiness Review
ADF-2 Production Readiness Review Presented by D. Edmunds 11-FEB-2005 The ADF-2 circuit board is part of the new Run IIB Level 1 Calorimeter Trigger. The purpose of this note is to provide the ADF-2 Production
More informationWBS Trigger. Wesley Smith, U. Wisconsin CMS Trigger Project Manager. DOE/NSF Review April 11, 2000
WBS 3.1 - Trigger Wesley Smith, U. Wisconsin CMS Trigger Project Manager DOE/NSF Review April 11, 2000 US CMS DOE/NSF Review, April 11-13, 2000 1 Outline Overview of Calorimeter Trigger Calorimeter Trigger
More informationLMH0340/LMH0341 SerDes EVK User Guide
LMH0340/LMH0341 SerDes EVK User Guide July 1, 2008 Version 1.05 1 1... Overview 3 2... Evaluation Kit (SD3GXLEVK) Contents 3 3... Hardware Setup 4 3.1 ALP100 BOARD (MAIN BOARD) DESCRIPTION 5 3.2 SD340EVK
More informationImproving EPICS IOC Application (EPICS user experience)
Improving EPICS IOC Application (EPICS user experience) Shantha Condamoor Instrumentation and Controls Division 1 to overcome some Software Design limitations A specific use case will be taken as an example
More informationDigital Circuits I and II Nov. 17, 1999
Physics 623 Digital Circuits I and II Nov. 17, 1999 Digital Circuits I 1 Purpose To introduce the basic principles of digital circuitry. To understand the small signal response of various gates and circuits
More informationASNT8140. ASNT8140-KMC DC-23Gbps PRBS Generator with the (x 7 + x + 1) Polynomial. vee. vcc qp. vcc. vcc qn. qxorp. qxorn. vee. vcc rstn_p.
ASNT8140-KMC DC-23Gbps PRBS Generator with the (x 7 + x + 1) Polynomial Full-length (2 7-1) pseudo-random binary sequence (PRBS) generator DC to 23Gbps output data rate Additional output delayed by half
More informationExperiment # 4 Counters and Logic Analyzer
EE20L - Introduction to Digital Circuits Experiment # 4. Synopsis: Experiment # 4 Counters and Logic Analyzer In this lab we will build an up-counter and a down-counter using 74LS76A - Flip Flops. The
More informationTrigger synchronization and phase coherent in high speed multi-channels data acquisition system
White Paper Trigger synchronization and phase coherent in high speed multi-channels data acquisition system Synopsis Trigger synchronization and phase coherent acquisition over multiple Data Acquisition
More informationOscilloscopes, logic analyzers ScopeLogicDAQ
Oscilloscopes, logic analyzers ScopeLogicDAQ ScopeLogicDAQ 2.0 is a comprehensive measurement system used for data acquisition. The device includes a twochannel digital oscilloscope and a logic analyser
More informationThe ATLAS Tile Calorimeter, its performance with pp collisions and its upgrades for high luminosity LHC
The ATLAS Tile Calorimeter, its performance with pp collisions and its upgrades for high luminosity LHC Tomas Davidek (Charles University), on behalf of the ATLAS Collaboration Tile Calorimeter Sampling
More informationSmart Night Light. Figure 1: The state diagram for the FSM of the ALS.
Smart Night Light Matt Ball, Aidan Faraji-Tajrishi, Thomas Goold, James Wallace Electrical and Computer Engineering Department School of Engineering and Computer Science Oakland University, Rochester,
More informationTHE UPGRADE PATH FROM LEGACY VME TO VXS DUAL STAR CONNECTIVITY FOR LARGE SCALE DATA ACQUISITION AND TRIGGER SYSTEMS
THE UPGRADE PATH FROM LEGACY VME TO VXS DUAL STAR CONNECTIVITY FOR LARGE SCALE DATA ACQUISITION AND TRIGGER SYSTEMS R. Chris Cuevas Group Leader Fast Electronics Experimental Nuclear Physics Division Page
More informationHow to overcome/avoid High Frequency Effects on Debug Interfaces Trace Port Design Guidelines
How to overcome/avoid High Frequency Effects on Debug Interfaces Trace Port Design Guidelines An On-Chip Debugger/Analyzer (OCD) like isystem s ic5000 (Figure 1) acts as a link to the target hardware by
More informationEXOSTIV TM. Frédéric Leens, CEO
EXOSTIV TM Frédéric Leens, CEO A simple case: a video processing platform Headers & controls per frame : 1.024 bits 2.048 pixels 1.024 lines Pixels per frame: 2 21 Pixel encoding : 36 bit Frame rate: 24
More informationReceiver Testing to Third Generation Standards. Jim Dunford, October 2011
Receiver Testing to Third Generation Standards Jim Dunford, October 2011 Agenda 1.Introduction 2. Stressed Eye 3. System Aspects 4. Beyond Compliance 5. Resources 6. Receiver Test Demonstration PCI Express
More informationNext Generation Ultra-High speed standards measurements of Optical and Electrical signals
Next Generation Ultra-High speed standards measurements of Optical and Electrical signals Apr. 2011, V 1.0, prz Agenda Speeds above 10 Gb/s: Transmitter and Receiver test setup Transmitter Test 1,2 : Interconnect,
More informationC8188 C8000 1/10. digital audio modular processing system. 4 Channel AES/EBU I/O. features. block diagram. 4 balanced AES inputs
features 4 balanced AES inputs Input Sample Rate Converters (SRC) 4 balanced AES outputs Relay bypass for pairs of I/Os Relay wait time after power up Master mode (clock master for the frame) 25pin Sub-D,
More informationThe Measurement Tools and What They Do
2 The Measurement Tools The Measurement Tools and What They Do JITTERWIZARD The JitterWizard is a unique capability of the JitterPro package that performs the requisite scope setup chores while simplifying
More informationHDMI 8x8 and 16x16 Crossbarrepeater for OEM applications
http://www.mds.com HDMI x and x Crossbarrepeater for OEM applications MDS, known for its innovative audio and video products, has created an off the shelf board level HDMI crossbar for integration into
More informationREV CHANGE DESCRIPTION NAME DATE. A Release
REV CHANGE DESCRIPTION NAME DATE A Release 10-13-09 Any assistance, services, comments, information, or suggestions provided by SMSC (including without limitation any comments to the effect that the Company
More informationExperiment 13 Sampling and reconstruction
Experiment 13 Sampling and reconstruction Preliminary discussion So far, the experiments in this manual have concentrated on communications systems that transmit analog signals. However, digital transmission
More informationDatasheet SHF A
SHF Communication Technologies AG Wilhelm-von-Siemens-Str. 23D 12277 Berlin Germany Phone +49 30 772051-0 Fax ++49 30 7531078 E-Mail: sales@shf.de Web: http://www.shf.de Datasheet SHF 19120 A 2.85 GSa/s
More informationSV1C Personalized SerDes Tester
SV1C Personalized SerDes Tester Data Sheet SV1C Personalized SerDes Tester Data Sheet Revision: 1.0 2013-02-27 Revision Revision History Date 1.0 Document release Feb 27, 2013 The information in this
More informationUnderstanding. Here s an examination of high-frequency pathological signal transmission issues in today s high-bandwidth equipment.
Understanding Feature blocking capacitor effects Here s an examination of high-frequency pathological signal transmission issues in today s high-bandwidth equipment. By Renaud Lavoie W hy should we do
More informationProduct Information. EIB 700 Series External Interface Box
Product Information EIB 700 Series External Interface Box June 2013 EIB 700 Series The EIB 700 units are external interface boxes for precise position measurement. They are ideal for inspection stations
More informationEVALUATION KIT AVAILABLE Multirate SMPTE SD/HD Cable Driver with Selectable Slew Rate TOP VIEW +3.3V. 10nF IN+ IN- MAX3812 SD/HD GND RSET +3.
19-3571; Rev ; 2/5 EVALUATION KIT AVAILABLE Multirate SMPTE SD/HD Cable Driver General Description The is a multirate SMPTE cable driver designed to operate at data rates up to 1.485Gbps, driving one or
More informationExperiment 4: Eye Patterns
Experiment 4: Eye Patterns ACHIEVEMENTS: understanding the Nyquist I criterion; transmission rates via bandlimited channels; comparison of the snap shot display with the eye patterns. PREREQUISITES: some
More information1310nm Video SFP Optical Transceiver
0nm Video SFP Optical Transceiver TRPVGELRx000MG Pb Product Description The TRPVGELRx000MG is an optical transceiver module designed to transmit and receive electrical and optical serial digital signals
More informationNetzer AqBiSS Electric Encoders
Netzer AqBiSS Electric Encoders AqBiSS universal fully digital interface Application Note (AN-101-00) Copyright 2003 Netzer Precision Motion Sensors Ltd. Teradion Industrial Park, POB 1359 D.N. Misgav,
More informationASNT8142-KMC Generator of DC-to-23Gbps PRBS with Selectable Polynomials
ASNT8142-KMC Generator of DC-to-23Gbps PRBS with Selectable Polynomials Full-length (2 15-1) or (2 7-1) pseudo-random binary sequence (PRBS) generator Selectable power of the Polynomial DC to 23Gbps output
More informationSolutions to Embedded System Design Challenges Part II
Solutions to Embedded System Design Challenges Part II Time-Saving Tips to Improve Productivity In Embedded System Design, Validation and Debug Hi, my name is Mike Juliana. Welcome to today s elearning.
More informationOPERATOR MANUAL OSD390 SERIES 4 CHANNEL VIDEO/AUDIO/DATA FIBER OPTIC TRANSMISSION SYSTEM
PTY. LTD A.B.N. 83 003 020 504 OPERATOR MANUAL OSD390 SERIES 4 CHANNEL VIDEO/AUDIO/DATA FIBER OPTIC TRANSMISSION SYSTEM OSD390 SERIES 4 CHANNEL VIDEO/AUDIO/DATA FIBER OPTIC TRANSMISSION SYSTEM Document
More informationDNA-STP-SYNC Synchronization and Screw Terminal Panel. User Manual
DNA-STP-SYNC Synchronization and Screw Terminal Panel User Manual Accessory Panel for PowerDNA Cube (DNA) Systems February 2009 Edition PN Man-DNA-STP-SYNC-0209 Version 1.2 Copyright 1998-2009 All rights
More informationADC Peripheral in Microcontrollers. Petr Cesak, Jan Fischer, Jaroslav Roztocil
ADC Peripheral in s Petr Cesak, Jan Fischer, Jaroslav Roztocil Czech Technical University in Prague, Faculty of Electrical Engineering Technicka 2, CZ-16627 Prague 6, Czech Republic Phone: +420-224 352
More informationCamera Interface Guide
Camera Interface Guide Table of Contents Video Basics... 5-12 Introduction...3 Video formats...3 Standard analog format...3 Blanking intervals...4 Vertical blanking...4 Horizontal blanking...4 Sync Pulses...4
More informationarxiv: v1 [physics.ins-det] 30 Mar 2015
FPGA based High Speed Data Acquisition System for High Energy Physics Application Swagata Mandal, Suman Sau, Amlan Chakrabarti, Subhasis Chattopadhyay VLSID-20, Design Contest track, Honorable Mention
More informationSUBSYSTEMS FOR DATA ACQUISITION #39. Analog-to-Digital Converter (ADC) Function Card
SUBSYSTEMS FOR DATA ACQUISITION #39 Analog-to-Digital Converter (ADC) Function Card Project Scope Design an ADC function card for an IEEE 488 interface box built by Dr. Robert Kolbas. ADC card will add
More informationInterface Control Document From: Back End To: Correlator
Interface Control Document ALMA-50.00.00.00-60.00.00.00-A-ICD Version: A 2004-11-17 Prepared By: Organization Date John Webber Ray Escoffier 2004-11-17 Alain Baudry Clint Janes Observatory of Bordeaux
More informationSynchronizing Multiple ADC08xxxx Giga-Sample ADCs
Application Bulletin July 19, 2010 Synchronizing Multiple 0xxxx Giga-Sample s 1.0 Introduction The 0xxxx giga-sample family of analog-to-digital converters (s) make the highest performance data acquisition
More informationSMPTE STANDARD Gb/s Signal/Data Serial Interface. Proposed SMPTE Standard for Television SMPTE 424M Date: < > TP Rev 0
Proposed SMPTE Standard for Television Date: TP Rev 0 SMPTE 424M-2005 SMPTE Technology Committee N 26 on File Management and Networking Technology SMPTE STANDARD- --- 3 Gb/s Signal/Data Serial
More informationSPATIAL LIGHT MODULATORS
SPATIAL LIGHT MODULATORS Reflective XY Series Phase and Amplitude 512x512 A spatial light modulator (SLM) is an electrically programmable device that modulates light according to a fixed spatial (pixel)
More informationR.G.O. 32 BIT CAMAC COUNTER MODULE USER MANUAL
R.G.O. 32 BIT CAMAC COUNTER MODULE USER MANUAL C.S. Amos / D.J. Steel 16th August 1993 Copyright R.G.O. August 1993 1. General description. 3 2. Encoder formats 3 2.1 A quad B type encoders... 3 2.2 Up/down
More information40GBd QSFP+ SR4 Transceiver
Preliminary DATA SHEET CFORTH-QSFP-40G-SR4 40GBd QSFP+ SR4 Transceiver CFORTH-QSFP-40G-SR4 Overview CFORTH-QSFP-40G-SR4 QSFP+ SR4 optical transceiver are base on Ethernet IEEE P802.3ba standard and SFF
More informationThe Read-Out system of the ALICE pixel detector
The Read-Out system of the ALICE pixel detector Kluge, A. for the ALICE SPD collaboration CERN, CH-1211 Geneva 23, Switzerland Abstract The on-detector electronics of the ALICE silicon pixel detector (nearly
More informationLoop Bandwidth Optimization and Jitter Measurement Techniques for Serial HDTV Systems
Abstract: Loop Bandwidth Optimization and Jitter Measurement Techniques for Serial HDTV Systems Atul Krishna Gupta, Aapool Biman and Dino Toffolon Gennum Corporation This paper describes a system level
More informationA Versatile Multichannel Digital Signal Processing Module for Microcalorimeter Arrays
A Versatile Multichannel Digital Signal Processing Module for Microcalorimeter Arrays H. Tan, J. W. Collins, M. Walby, W. Hennig, W. K. Warburton, P. Grudberg XIA LLC, 3157 Genstar Rd, Hayward, CA 94544,
More informationTHE LXI IVI PROGRAMMING MODEL FOR SYNCHRONIZATION AND TRIGGERING
THE LXI IVI PROGRAMMIG MODEL FOR SCHROIZATIO AD TRIGGERIG Lynn Wheelwright 3751 Porter Creek Rd Santa Rosa, California 95404 707-579-1678 lynnw@sonic.net Abstract - The LXI Standard provides three synchronization
More information