ADOSE DELIVERABLE D6.9; PUBLIC SUMMARY SRS Testing of components and subsystems
|
|
- Amos Barnard Lawrence
- 5 years ago
- Views:
Transcription
1 RELIABLE APPLICATION SPECIFIC DETECTION OF ROAD USERS WITH VEHICLE ON-BOARD SENSORS ADOSE DELIVERABLE D6.9; PUBLIC SUMMARY SRS Testing of components and subsystems Issued by: AIT Austrian Institute of Technology September INTRODUCTION Deliverable D6.9 summarizes the testing efforts and results on the silicon retina stereo sensor (SRS) subsystems and components used in the ADOSE project. All tests conducted where performed with respect to the ADOSE specifications and other ADOSE documents. The recommendations that are given are based on the evaluation of the test results. The SRS final prototype does not fulfil completely all requirements due to a reduced resolution of the used image sensor. However, the proof of concept for the device functionality can be performed with the system. 2. SYSTEMS, SUBSYSTEMS AND COMPONENTS DEFINITION For a concise testing of the ADOSE SRS a clear definition and identification of the systems under test (SUT) and their components was necessary. The following sections identify the systems and their components by summarising their architecture and the consequent needs for testing. According to the hierarchy in their respective architecture we defined three system levels: system under test (SUT) subsystem under test (SSUT) component under test (CUT) In the ADOSE SRS developments two individual SUT can be identified Embedded Laboratory Prototype (ELP) Final Prototype (FP) Public Page 1 of 5
2 The objective of deliverable D6.9 is to report on the testing of subsystems and components of the systems levels. Architecture of the Embedded Laboratory Prototype (ELP) The ELP consists of two separate ATIS camera modules and an embedded data processing unit containing three embedded boards for signal acquisition and processing. Table 1 identifies the subsystems and components of the ELP. Each subsystem and components were referred to later in the tests with a unique ID. Table 1: ELP Design structure and Components Name Level ID Embedded Lab.Prototype SUT ELP ATIS-Camera SSUT ELP-CAM ATIS Image Sensor CUT ELP-CAM-IS (=IS) Data processing SSUT ELP-DP FIFO board CUT ELP-DP-FI TI-DSP board A CUT ELP-DP-TIA TI-DSP board B CUT ELP-DP-TIB (a) (b) Figure 1: Photographs of ELP-CAM (a) and of ELP-DP (b) Public Page 2 of 5
3 Architecture of the Final Prototype (FP) Table 2 shows the components of the FP system with subsystems identified. The FP consists of a subsystem main board holding the components FPGA-, DSP-board and the two ATIS image sensors. Figure 2 shows photographs of FP-C and FP-MB. Table 2: FP Design structure and Components Name Level ID Final Prototype SUT FP Main board SSUT FP-MB FPGA board CUT FP-MB-FP TI DSP board CUT FP-MB-TI ATIS Image Sensor CUT FP-MB-IS (=IS) Case SSUT FP-C (a) (b) (c) Figure 2: Photographs of FP-MB (a) and FP-C front and backside (b),(c) sub systems under test. Public Page 3 of 5
4 3. TEST STRATEGY AND SPECIFICATIONS Test strategy The systems have been tested versus the requirements and specifications defined in existing ADOSE documents. Subsystem and component tests were conducted as measurements resulting in a measured value that is compared against a target value, which is either stated directly in the specification or requirement documents or derived from them. Figure 3 shows the applied test strategy process. Requirements Direct or derived values Test Plan Specifications Test configuration (S)SUT/CUT Measured test value Target value Test Equipment/ Method Pass/fail Test result Test Protocol Figure 3: Test strategy The test protocol documented the results for each test listed in the test plan. The result consist of the measurement result (a value) and the test result, stating whether the test passed or failed. Given the experimental nature of the project a conditional pass ( c/passed ) was considered also an acceptable test result for the tests but a detailed statement on the conditions and explanation of the reasoning and consequences had to be supplied. Public Page 4 of 5
5 4. CONCLUSIONS AND RECOMMENDATIONS Conclusions: 1. The stereo depth resolution of the FP was sufficiently smaller than required but still sufficient for the final demonstration. This is a direct consequence of the reduced stereo base line. The stereo baseline of the FP is sufficiently smaller than specified as a larger base line would have caused unacceptable cost increase and bulky design for the embedded device, resulting in a problematic incar integration. A proof of concept is still possible with the present resolution. 2. The image sensor horizontal resolution is smaller than required as a larger chip would have caused unacceptable cost increase. For the proof of concept within the research project the horizontal resolution of 304 pixel is sufficient. 3. The operation temperature range of the FP is smaller than required. The realization of a wider temperature range would have caused increased effort and unacceptable cost increase. 4. The communication between the DSP and FPGA of the FP is still not fully working due to electronic design errors in the first version of the FP. Recommendations: 1. The required depth resolution can be achieved with a 23 cm baseline and a higher resolution imager (see 2). 2. For a final product version an imager design with a reduced pixel pitch of ~13µm and an increased horizontal resolution of ~512 pixel would be required. 3. An extended temperature range can be achieved by selecting suitable electronic components and by an automated control of the imager operating point by the embedded system SW (adaptation and control of sensor bias voltages). The onboard temperature sensing of the FP can be utilized for this functionality. 4. DSP-FPGA data communications will have to be fixed by means of HW workarounds. Public Page 5 of 5
High ResolutionCross Strip Anodes for Photon Counting detectors
High ResolutionCross Strip Anodes for Photon Counting detectors Oswald H.W. Siegmund, Anton S. Tremsin, Robert Abiad, J. Hull and John V. Vallerga Space Sciences Laboratory University of California Berkeley,
More information1ms Column Parallel Vision System and It's Application of High Speed Target Tracking
Proceedings of the 2(X)0 IEEE International Conference on Robotics & Automation San Francisco, CA April 2000 1ms Column Parallel Vision System and It's Application of High Speed Target Tracking Y. Nakabo,
More informationA High-Speed CMOS Image Sensor with Column-Parallel Single Capacitor CDSs and Single-slope ADCs
A High-Speed CMOS Image Sensor with Column-Parallel Single Capacitor CDSs and Single-slope ADCs LI Quanliang, SHI Cong, and WU Nanjian (The State Key Laboratory for Superlattices and Microstructures, Institute
More informationDear Mama Project. Ricardo Martínez. Monday, 03 July Centro Nacional de Microelectrónica CSIC. Pisa
Dear Mama Project Blocks Columns Increments Transitions Hypertext 1 Dear Mama Project Centro Nacional de Microelectrónica CSIC Pisa Monday, 03 July 2006 Dear Mama Project 2 Dear Mama Project 3 X-Ray Evolution
More informationNEXT/RADIUS Shelf Mount CCU
2018 NEXT/RADIUS Shelf Mount CCU The Next / Radius shelf mount CCU is open for orders and is available to ship mid September. CCU information on pages 3 and 7. September 11, 2018 VantageRadius Radar technology
More informationSolutions to Embedded System Design Challenges Part II
Solutions to Embedded System Design Challenges Part II Time-Saving Tips to Improve Productivity In Embedded System Design, Validation and Debug Hi, my name is Mike Juliana. Welcome to today s elearning.
More informationBluetooth Based TV tuner for Portable Devices
Bluetooth Based TV tuner for Portable Devices Abstract This is a bluetooth based TV tuner for use with a portable devices equiped with bluettoh interfaces. Examples are PDA phone or JAVA capable phone.
More informationBlock Diagram. dw*3 pixin (RGB) pixin_vsync pixin_hsync pixin_val pixin_rdy. clk_a. clk_b. h_s, h_bp, h_fp, h_disp, h_line
Key Design Features Block Diagram Synthesizable, technology independent IP Core for FPGA, ASIC and SoC reset underflow Supplied as human readable VHDL (or Verilog) source code Simple FIFO input interface
More informationVID_OVERLAY. Digital Video Overlay Module Rev Key Design Features. Block Diagram. Applications. Pin-out Description
Key Design Features Block Diagram Synthesizable, technology independent VHDL IP Core Video overlays on 24-bit RGB or YCbCr 4:4:4 video Supports all video resolutions up to 2 16 x 2 16 pixels Supports any
More informationFRONT-END AND READ-OUT ELECTRONICS FOR THE NUMEN FPD
FRONT-END AND READ-OUT ELECTRONICS FOR THE NUMEN FPD D. LO PRESTI D. BONANNO, F. LONGHITANO, D. BONGIOVANNI, S. REITO INFN- SEZIONE DI CATANIA D. Lo Presti, NUMEN2015 LNS, 1-2 December 2015 1 OVERVIEW
More informationOverview of All Pixel Circuits for Active Matrix Organic Light Emitting Diode (AMOLED)
Chapter 2 Overview of All Pixel Circuits for Active Matrix Organic Light Emitting Diode (AMOLED) ---------------------------------------------------------------------------------------------------------------
More informationGroup 1. C.J. Silver Geoff Jean Will Petty Cody Baxley
Group 1 C.J. Silver Geoff Jean Will Petty Cody Baxley Vision Enhancement System 3 cameras Visible, IR, UV Image change functions Shift, Drunken Vision, Photo-negative, Spectrum Shift Function control via
More informationSmart Cameras for Embedded Machine Vision
NI 17xx Smart Cameras NEW! Real-time machine vision High-quality monochrome VGA (640x480) or SXGA (1280x1024) CCD image sensors High-performance embedded processors Isolated 24 V digital I/O Dual gigabit
More informationThe Silicon Pixel Detector (SPD) for the ALICE Experiment
The Silicon Pixel Detector (SPD) for the ALICE Experiment V. Manzari/INFN Bari, Italy for the SPD Project in the ALICE Experiment INFN and Università Bari, Comenius University Bratislava, INFN and Università
More informationThe hybrid photon detectors for the LHCb-RICH counters
7 th International Conference on Advanced Technology and Particle Physics The hybrid photon detectors for the LHCb-RICH counters Maria Girone, CERN and Imperial College on behalf of the LHCb-RICH group
More informationDigitally Assisted Analog Circuits. Boris Murmann Stanford University Department of Electrical Engineering
Digitally Assisted Analog Circuits Boris Murmann Stanford University Department of Electrical Engineering murmann@stanford.edu Motivation Outline Progress in digital circuits has outpaced performance growth
More informationDT3130 Series for Machine Vision
Compatible Windows Software DT Vision Foundry GLOBAL LAB /2 DT3130 Series for Machine Vision Simultaneous Frame Grabber Boards for the Key Features Contains the functionality of up to three frame grabbers
More informationThe ATLAS Pixel Detector
The ATLAS Pixel Detector Fabian Hügging arxiv:physics/0412138v2 [physics.ins-det] 5 Aug 5 Abstract The ATLAS Pixel Detector is the innermost layer of the ATLAS tracking system and will contribute significantly
More informationBABAR IFR TDC Board (ITB): requirements and system description
BABAR IFR TDC Board (ITB): requirements and system description Version 1.1 November 1997 G. Crosetti, S. Minutoli, E. Robutti I.N.F.N. Genova 1. Timing measurement with the IFR Accurate track reconstruction
More informationPMC-704 Dual Independent Graphics Input/Output PMC
P R O D U C T D ATA S H E E T PMC-704 Dual Independent Graphics Input/Output PMC Features ATI Technologies RADEON Mobility 9000 Visual Processor Unit with - 64 Mbytes integrated high-speed DDR SDRAM -
More informationThe Alice Silicon Pixel Detector (SPD) Peter Chochula for the Alice Pixel Collaboration
The Alice Silicon Pixel Detector (SPD) Peter Chochula for the Alice Pixel Collaboration The Alice Pixel Detector R 1 =3.9 cm R 2 =7.6 cm Main Physics Goal Heavy Flavour Physics D 0 K π+ 15 days Pb-Pb data
More informationFailure Modes, Effects and Diagnostic Analysis
Failure Modes, Effects and Diagnostic Analysis Project: United Electric One Series Electronic Switch Customer: United Electric Watertown, MA USA Contract No.: UE 05/10-35 Report No.: UE 05/10-35 R001 Version
More information-Technical Specifications-
Annex I to Contract 108733 NL-Petten: the delivery, installation, warranty and maintenance of one (1) X-ray computed tomography system at the JRC-IET -Technical Specifications- INTRODUCTION In the 7th
More informationDSP in Communications and Signal Processing
Overview DSP in Communications and Signal Processing Dr. Kandeepan Sithamparanathan Wireless Signal Processing Group, National ICT Australia Introduction to digital signal processing Introduction to digital
More informationAdvanced Training Course on FPGA Design and VHDL for Hardware Simulation and Synthesis. 26 October - 20 November, 2009
2065-28 Advanced Training Course on FPGA Design and VHDL for Hardware Simulation and Synthesis 26 October - 20 November, 2009 Starting to make an FPGA Project Alexander Kluge PH ESE FE Division CERN 385,
More informationSoC IC Basics. COE838: Systems on Chip Design
SoC IC Basics COE838: Systems on Chip Design http://www.ee.ryerson.ca/~courses/coe838/ Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer Engineering Ryerson University Overview SoC
More informationDEPFET Active Pixel Sensors for the ILC
DEPFET Active Pixel Sensors for the ILC Laci Andricek for the DEPFET Collaboration (www.depfet.org) The DEPFET ILC VTX Project steering chips Switcher thinning technology Simulation sensor development
More informationDurham Magneto Optics Ltd. NanoMOKE 3 Wafer Mapper. Specifications
Durham Magneto Optics Ltd NanoMOKE 3 Wafer Mapper Specifications Overview The NanoMOKE 3 Wafer Mapper is an ultrahigh sensitivity Kerr effect magnetometer specially configured for measuring magnetic hysteresis
More informationOL_H264MCLD Multi-Channel HDTV H.264/AVC Limited Baseline Video Decoder V1.0. General Description. Applications. Features
OL_H264MCLD Multi-Channel HDTV H.264/AVC Limited Baseline Video Decoder V1.0 General Description Applications Features The OL_H264MCLD core is a hardware implementation of the H.264 baseline video compression
More informationTHE ATLAS Inner Detector [2] is designed for precision
The ATLAS Pixel Detector Fabian Hügging on behalf of the ATLAS Pixel Collaboration [1] arxiv:physics/412138v1 [physics.ins-det] 21 Dec 4 Abstract The ATLAS Pixel Detector is the innermost layer of the
More informationPivoting Object Tracking System
Pivoting Object Tracking System [CSEE 4840 Project Design - March 2009] Damian Ancukiewicz Applied Physics and Applied Mathematics Department da2260@columbia.edu Jinglin Shen Electrical Engineering Department
More informationSmart Coding Technology
WHITE PAPER Smart Coding Technology Panasonic Video surveillance systems Vol.2 Table of contents 1. Introduction... 1 2. Panasonic s Smart Coding Technology... 2 3. Technology to assign data only to subjects
More informationEnclosure: Functional Specification for Digital Audio Input Amplified Speakers. February 17, 2004
!"# $%& ' February 17, 2004 Dr. Lakshman One School of Engineering Science Simon Fraser University Burnaby, BC, V5A 1S6 Re: ENSC 440 Functional Spec for Digital Audio Input Speakers Dear Dr. One, Attached
More informationTools to Debug Dead Boards
Tools to Debug Dead Boards Hardware Prototype Bring-up Ryan Jones Senior Application Engineer Corelis 1 Boundary-Scan Without Boundaries click to start the show Webinar Outline What is a Dead Board? Prototype
More informationMmw radar solution for terrain awareness in UAVs ("1+2" solution)
Mmw radar solution for terrain awareness in UAVs ("1+2" solution) Aimed at the flight environment of plant protection UAVs, Nanoradar has launched a millimeter-wave radar solution for terrain awareness
More informationAI-1204Z-PCI. Features. 10MSPS, 12-bit Analog Input Board for PCI AI-1204Z-PCI 1. Ver.1.04
10MSPS, 12-bit Analog Board for PCI AI-1204Z-PCI * Specifications, color and design of the products are subject to change without notice. This product is a PCI bus-compliant interface board that expands
More informationNew Generation of MEA-Systems: MEA2100-System
New Generation of MEA-Systems: MEA2100-System Integrated stimulation Gain and bandwidth adjustable via software Up to 240 recording channels Variable contact unit for microelectrode arrays with 32, 60
More informationHDMI-UVC/HDMI-Parallel converter [SVO-03 U&P]
HDMI-UVC/HDMI-Parallel converter [SVO-03 U&P] Hardware specifications Rev. Net Vision Co., Ltd. SVO-03 U&P hardware specifications Revision history Revision Date Content Charge 1.0 2016/06/08 First edition
More informationGPU s for High Performance Signal Processing in Infrared Camera System
GPU s for High Performance Signal Processing in Infrared Camera System Stefan Olsson, PhD Senior Company Specialist-Video Processing Project Manager at FLIR 2015-05-28 Instruments Automation/Process Monitoring
More informationISC0904: 1k x 1k 18µm N-on-P ROIC. Specification January 13, 2012
ISC0904 1k x 1k 18µm N-on-P ROIC Specification January 13, 2012 This presentation contains content that is proprietary to FLIR Systems. Information is subject to change without notice. 1 Version 1.00 January
More informationMonitoring Of Drag Anchor Embedment Parameters. Roderick Ruinen, Vryhof Anchors BV
Monitoring Of Drag Anchor Embedment Parameters. Roderick Ruinen, Vryhof Anchors BV Introduction. Drag embedment anchor installation typically consists of applying a pre-determined load to the mooring line
More informationProduct Update. JTAG Issues and the Use of RT54SX Devices
Product Update Revision Date: September 2, 999 JTAG Issues and the Use of RT54SX Devices BACKGROUND The attached paper authored by Richard B. Katz of NASA GSFC and J. J. Wang of Actel describes anomalies
More informationRX40_V1_0 Measurement Report F.Faccio
RX40_V1_0 Measurement Report F.Faccio This document follows the previous report An 80Mbit/s Optical Receiver for the CMS digital optical link, dating back to January 2000 and concerning the first prototype
More informationA. Chatterjee, Georgia Tech
VALIDATION, TESTING AND TUNING OF MIXED-SIGNAL/RF CIRCUITS AND SYSTEMS: A MACHINE LEARNING ASSISTED APPROACH A. Chatterjee, Georgia Tech GRAs: S. Deyati, B. Muldrey, S.Akbay, V. Natarajan, R. Senguttuvan,
More informationChapter 1. Introduction to Digital Signal Processing
Chapter 1 Introduction to Digital Signal Processing 1. Introduction Signal processing is a discipline concerned with the acquisition, representation, manipulation, and transformation of signals required
More informationLattice Embedded Vision Development Kit User Guide
FPGA-UG-02015 Version 1.1 January 2018 Contents Acronyms in This Document... 3 1. Introduction... 4 2. Functional Description... 5 CrossLink... 5 ECP5... 6 SiI1136... 6 3. Demo Requirements... 7 CrossLink
More informationSRV02-Series. Rotary Pendulum. User Manual
SRV02-Series Rotary Pendulum User Manual Table of Contents 1. Description...3 2. Purchase Options...3 2.1 Modular Options...4 3. System Nomenclature and Components...5 4. System Configuration and Assembly...6
More informationRelease Notes for LAS AF version 1.8.0
October 1 st, 2007 Release Notes for LAS AF version 1.8.0 1. General Information A new structure of the online help is being implemented. The focus is on the description of the dialogs of the LAS AF. Configuration
More informationA low-power portable H.264/AVC decoder using elastic pipeline
Chapter 3 A low-power portable H.64/AVC decoder using elastic pipeline Yoshinori Sakata, Kentaro Kawakami, Hiroshi Kawaguchi, Masahiko Graduate School, Kobe University, Kobe, Hyogo, 657-8507 Japan Email:
More informationOL_H264e HDTV H.264/AVC Baseline Video Encoder Rev 1.0. General Description. Applications. Features
OL_H264e HDTV H.264/AVC Baseline Video Encoder Rev 1.0 General Description Applications Features The OL_H264e core is a hardware implementation of the H.264 baseline video compression algorithm. The core
More informationEPC GaN FET Open-Loop Class-D Amplifier Design Final Report 7/10/2017
Problem Statement Define, Design, Develop and Characterize an Open-Loop Stereo Class-D Amplifier using the EPC GaN FET Technology and Devices for the purpose of providing an entry-level evaluation for
More informationMotionPro. Team 2. Delphine Mweze, Elizabeth Cole, Jinbang Fu, May Oo. Advisor: Professor Bardin. Midway Design Review
MotionPro Team 2 Delphine Mweze, Elizabeth Cole, Jinbang Fu, May Oo Advisor: Professor Bardin Midway Design Review 1 Project Review A projected game that can be played on any flat surface A step towards
More informationStriking Clarity, Unparalleled Flexibility, Precision Control
Striking Clarity, Unparalleled Flexibility, Precision Control Product Brochures English 460XW 460C 460C 800 ieditor The - tents and processed camera inputs to provide the monitoring by supporting camera
More informationModular Video Wall Controller
Modular Video Wall Controller Feb.12th, 2017 Table of content INTRODUCTION...1 Availability and Reliability... 2 Robustness... 3 Easy Expansion...4 Powerful Video and Image Processing...4 4K Ultra HD Support...4
More informationChallenges in the design of a RGB LED display for indoor applications
Synthetic Metals 122 (2001) 215±219 Challenges in the design of a RGB LED display for indoor applications Francis Nguyen * Osram Opto Semiconductors, In neon Technologies Corporation, 19000, Homestead
More informationHome Monitoring System Using RP Device
International Research Journal of Computer Science (IRJCS) ISSN: 2393-9842 Issue 05, Volume 4 (May 2017) SPECIAL ISSUE www.irjcs.com Home Monitoring System Using RP Device Mrs. Sudha D 1, Mr. Sharveshwaran
More informationAn Efficient Multi-Target SAR ATR Algorithm
An Efficient Multi-Target SAR ATR Algorithm L.M. Novak, G.J. Owirka, and W.S. Brower MIT Lincoln Laboratory Abstract MIT Lincoln Laboratory has developed the ATR (automatic target recognition) system for
More informationAudio Watermarking (NexTracker )
Audio Watermarking Audio watermarking for TV program Identification 3Gb/s,(NexTracker HD, SD embedded domain Dolby E to PCM ) with the Synapse DAW88 module decoder with audio shuffler A A product application
More informationISELED - A Bright Future for Automotive Interior Lighting
ISELED - A Bright Future for Automotive Interior Lighting Rev 1.1, October 2017 White Paper Authors: Roland Neumann (Inova), Robert Isele (BMW), Manuel Alves (NXP) Contents More than interior lighting...
More informationSingle Channel LVDS Tx
April 2013 Introduction Reference esign R1162 Low Voltage ifferential Signaling (LVS) is an electrical signaling system that can run at very high speeds over inexpensive twisted-pair copper cables. It
More informationAtlas Pixel Replacement/Upgrade. Measurements on 3D sensors
Atlas Pixel Replacement/Upgrade and Measurements on 3D sensors Forskerskole 2007 by E. Bolle erlend.bolle@fys.uio.no Outline Sensors for Atlas pixel b-layer replacement/upgrade UiO activities CERN 3D test
More informationPHIRE TM. Camera Link Fiber Adapter. Base Configuration KEY FEATURES TARGET APPLICATIONS
PHIRE TM KEY FEATURES Fully suppts base TM cameras/frame grabbers Direct plug no electrical cable needed Broad bandwidth up to 2.5 Gb/s suppting 24 bits image data at 85 MHz pixel clock Transparent operation
More informationReport from the Tracking and Vertexing Group:
Report from the Tracking and Vertexing Group: October 10, 2016 Sally Seidel, Petra Merkel, Maurice Garcia- Sciveres Structure of parallel session n Silicon Sensor Fabrication on 8 wafers (Ron Lipton) n
More informationPerformance of a double-metal n-on-n and a Czochralski silicon strip detector read out at LHC speeds
Performance of a double-metal n-on-n and a Czochralski silicon strip detector read out at LHC speeds Juan Palacios, On behalf of the LHCb VELO group J.P. Palacios, Liverpool Outline LHCb and VELO performance
More informationSharif University of Technology. SoC: Introduction
SoC Design Lecture 1: Introduction Shaahin Hessabi Department of Computer Engineering System-on-Chip System: a set of related parts that act as a whole to achieve a given goal. A system is a set of interacting
More informationHigh Density Digital Recorder Application Study-The AN/BQH-9(V)1 Program
High Density Digital Recorder Application Study-The AN/BQH-9(V)1 Program THIC Conference October 13, 14, 1998 CARDEROCK DIVISION NAVAL SURFACE WARFARE CENTER Prepared by John Jester DDL OMNI Engineering
More informationSundance Multiprocessor Technology Limited. Capture Demo For Intech Unit / Module Number: C Hong. EVP6472 Intech Demo. Abstract
Sundance Multiprocessor Technology Limited EVP6472 Intech Demo Unit / Module Description: Capture Demo For Intech Unit / Module Number: EVP6472-SMT949 Document Issue Number 1.1 Issue Data: 27th April 2012
More informationMIPI D-PHY Bandwidth Matrix Table User Guide. UG110 Version 1.0, June 2015
UG110 Version 1.0, June 2015 Introduction MIPI D-PHY Bandwidth Matrix Table User Guide As we move from the world of standard-definition to the high-definition and ultra-high-definition, the common parallel
More informationVGA Controller. Leif Andersen, Daniel Blakemore, Jon Parker University of Utah December 19, VGA Controller Components
VGA Controller Leif Andersen, Daniel Blakemore, Jon Parker University of Utah December 19, 2012 Fig. 1. VGA Controller Components 1 VGA Controller Leif Andersen, Daniel Blakemore, Jon Parker University
More informationRF4432F27 wireless transceiver module
RF4432F27 wireless transceiver module 1. Description RF4432F27 is 500mW RF module embedded with amplifier and LNA circuit. High quality of component, tightened inspection and long term test make this module
More informationNote on the preliminary organisation for the design, fabrication and test of a prototype double-sided ladder equipped with MAPS
Note on the preliminary organisation for the design, fabrication and test of a prototype double-sided ladder equipped with MAPS J.Baudot a, J.Goldstein b, A.Nomerotski c, M.Winter a a IPHC - Université
More informationFLIR Daylight and Thermal Surveillance (P/T/Z) Multi-Sensor systems
FLIR Daylight and Thermal Surveillance (P/T/Z) Multi-Sensor systems Item No. 1 Specifications Required Daylight and Thermal Surveillance (P/T/Z) Multi-Sensor (cooled) systems SMC 3500 x 3 sets Required
More informationUncooled amorphous silicon ¼ VGA IRFPA with 25 µm pixel-pitch for High End applications
Uncooled amorphous silicon ¼ VGA IRFPA with 25 µm pixel-pitch for High End applications A. Crastes, J.L. Tissot, M. Vilain, O. Legras, S. Tinnes, C. Minassian, P. Robert, B. Fieque ULIS - BP27-38113 Veurey
More informationDT3162. Ideal Applications Machine Vision Medical Imaging/Diagnostics Scientific Imaging
Compatible Windows Software GLOBAL LAB Image/2 DT Vision Foundry DT3162 Variable-Scan Monochrome Frame Grabber for the PCI Bus Key Features High-speed acquisition up to 40 MHz pixel acquire rate allows
More informationCBF500 High resolution Streak camera
High resolution Streak camera Features 400 900 nm spectral sensitivity 5 ps impulse response 10 ps trigger jitter Trigger external or command 5 to 50 ns analysis duration 1024 x 1024, 12-bit readout camera
More informationA pixel chip for tracking in ALICE and particle identification in LHCb
A pixel chip for tracking in ALICE and particle identification in LHCb K.Wyllie 1), M.Burns 1), M.Campbell 1), E.Cantatore 1), V.Cencelli 2) R.Dinapoli 3), F.Formenti 1), T.Grassi 1), E.Heijne 1), P.Jarron
More informationSpecifications SMART Board 6075 interactive flat panel with iq Model SPNL-6275
Specifications SMART Board 6075 interactive flat panel with iq Model SPNL-6275 Overview The SMART Board 6075 interactive flat panel with iq is the hub of your classroom. iq technology connects devices,
More informationXC-77 (EIA), XC-77CE (CCIR)
XC-77 (EIA), XC-77CE (CCIR) Monochrome machine vision video camera modules. 1. Outline The XC-77/77CE is a monochrome video camera module designed for the industrial market. The camera is equipped with
More informationSilicon PhotoMultiplier Kits
Silicon PhotoMultiplier Kits Silicon PhotoMultipliers (SiPM) consist of a high density (up to ~ 10 3 /mm 2 ) matrix of photodiodes with a common output. Each diode is operated in a limited Geiger- Müller
More informationRECOMMENDATION ITU-R BT.1201 * Extremely high resolution imagery
Rec. ITU-R BT.1201 1 RECOMMENDATION ITU-R BT.1201 * Extremely high resolution imagery (Question ITU-R 226/11) (1995) The ITU Radiocommunication Assembly, considering a) that extremely high resolution imagery
More informationA Real Time Infrared Imaging System Based on DSP & FPGA
A Real Time Infrared Imaging ystem Based on DP & FPGA Babak Zamanlooy, Vahid Hamiati Vaghef, attar Mirzakuchaki, Ali hojaee Bakhtiari, and Reza Ebrahimi Atani Department of Electrical Engineering Iran
More information1.1 Digital Signal Processing Hands-on Lab Courses
1. Introduction The field of digital signal processing (DSP) has experienced a considerable growth in the last two decades primarily due to the availability and advancements in digital signal processors
More informationAegis Electronic Group
/ / HD-SDI / DVI(HDMI) Output Video Transceiver Th is a family of small form factor modules for formatting and converting generic digital video streams to standard compliant formats. Different interface
More informationMilestone Leverages Intel Processors with Intel Quick Sync Video to Create Breakthrough Capabilities for Video Surveillance and Monitoring
white paper Milestone Leverages Intel Processors with Intel Quick Sync Video to Create Breakthrough Capabilities for Video Surveillance and Monitoring Executive Summary Milestone Systems, the world s leading
More informationEmbedded System Design
Embedded System Design Stephen A. Edwards Columbia University Spring 2013 Spot the Computer Embedded Systems: Ubiquitous Computers iphone Laser Keyboard Nikon D300 Video Watch GPS Playstation 3 PC Keyboard
More informationSelection Criteria for X-ray Inspection Systems for BGA and CSP Solder Joint Analysis
Presented at Nepcon Shanghai 2003 Abstract Selection Criteria for X-ray Inspection Systems for BGA and CSP Solder Joint Analysis Dr. David Bernard, Dage Precision Industries, 158-29 Hua Shan Road, Feng
More informationDeliver your business message in ultra-realistic detail
Samsung QMF Series SMART Signage Deliver your business message in ultra-realistic detail Highlights Deliver your business messaging 24/7 in Ultra-High-Definition(UHD) resolution with ultimate picture quality
More informationL14: Final Project Kickoff. L14: Spring 2007 Introductory Digital Systems Laboratory
L14: Final Project Kickoff 1 Schedule - I Form project teams by April 4th Project Abstract (Due April 9 th in 38-107 by 1PM) Start discussing project ideas with the 6.111 staff Each group should meet with
More informationSundance Multiprocessor Technology Limited. Capture Demo For Intech Unit / Module Number: C Hong. EVP6472 Intech Demo. Abstract
Sundance Multiprocessor Technology Limited EVP6472 Intech Demo Unit / Module Description: Capture Demo For Intech Unit / Module Number: EVP6472-SMT909 Document Issue Number 1.1 Issue Data: 25th Augest
More informationNon-Destructive Examination Benches and Analysis Laboratories in support to the Experimental Irradiation Process in the Future Jules Horowitz MTR
Non-Destructive Examination Benches and Analysis Laboratories in support to the Experimental Irradiation Process in the Future Jules Horowitz MTR D. Parrat 1, P. Kotiluoto 2, T. Jäppinen 2, C. Roure 1,
More informationLinsn TS802 LED Card,SD802D LED Control Card
Linsn TS802 LED Card,SD802D LED Control Card Linsn >> LED Sending Card >> TS802 LED Card TS802 LED Sending Card,SD802D LED Data Transmitter Function:Receiving signals from computer then fedding to receiving
More informationA Terabyte Linear Tape Recorder
A Terabyte Linear Tape Recorder John C. Webber Interferometrics Inc. 8150 Leesburg Pike Vienna, VA 22182 +1-703-790-8500 webber@interf.com A plan has been formulated and selected for a NASA Phase II SBIR
More informationDigital Integrated Circuits EECS 312. Review. Remember the ENIAC? IC ENIAC. Trend for one company. First microprocessor
14 12 10 8 6 IBM ES9000 Bipolar Fujitsu VP2000 IBM 3090S Pulsar 4 IBM 3090 IBM RY6 CDC Cyber 205 IBM 4381 IBM RY4 2 IBM 3081 Apache Fujitsu M380 IBM 370 Merced IBM 360 IBM 3033 Vacuum Pentium II(DSIP)
More informationFPGA Laboratory Assignment 4. Due Date: 06/11/2012
FPGA Laboratory Assignment 4 Due Date: 06/11/2012 Aim The purpose of this lab is to help you understanding the fundamentals of designing and testing memory-based processing systems. In this lab, you will
More informationVAD Mobile Wireless. OBD-II User's Manual Version 1.0
VAD Mobile Wireless OBD-II User's Manual Version 1.0 Table of Contents What Is VAD Mobile Wireless?... 1 What is the OBD-II Module?... 1 Where to Get a VAD Mobile Wireless System... 1 Installing the OBD-II
More informationFilm Grain Technology
Film Grain Technology Hollywood Post Alliance February 2006 Jeff Cooper jeff.cooper@thomson.net What is Film Grain? Film grain results from the physical granularity of the photographic emulsion Film grain
More informationInnovative Fast Timing Design
Innovative Fast Timing Design Solution through Simultaneous Processing of Logic Synthesis and Placement A new design methodology is now available that offers the advantages of enhanced logical design efficiency
More informationStatus of the CUORE Electronics and the LHCb RICH Upgrade photodetector chain
Status of the CUORE Electronics and the LHCb RICH Upgrade photodetector chain Lorenzo Cassina - XXIX cycle MiB - Midterm Graduate School Seminar Day Outline Activity on LHCb MaPTM qualification RICH Upgrade
More informationChapter 23 Dimmer monitoring
Chapter 23 Dimmer monitoring ETC consoles may be connected to ETC Sensor dimming systems via the ETCLink communication protocol. In this configuration, the console operates a dimmer monitoring system that
More informationDigital Integrated Circuits EECS 312
14 12 10 8 6 Fujitsu VP2000 IBM 3090S Pulsar 4 IBM 3090 IBM RY6 CDC Cyber 205 IBM 4381 IBM RY4 2 IBM 3081 Apache Fujitsu M380 IBM 370 Merced IBM 360 IBM 3033 Vacuum Pentium II(DSIP) 0 1950 1960 1970 1980
More information