SMPTE 259M EG-1 Color Bar Generation, RP 178 Pathological Generation, Grey Pattern Generation IP Core AN4087
|
|
- Edgar Reed
- 6 years ago
- Views:
Transcription
1 SMPTE 259M EG-1 Color Bar Generation, RP 178 Pathological Generation, Grey Pattern Generation IP Core AN4087 Associated Project: No Associated Part Family: HOTLink II Video PHYs Associated Application Notes: None Application Note Abstract This application note explains about SMPTE 259M Color Bar Generation, RP 178 Pathological Generation, Grey Pattern Generation IP Core. Introduction The Society of Motion Picture and Television Engineers (SMPTE) specifies several test patterns to verify the integrity of a video system. There are three test patterns which comply with SMPTE 259M Standard Definition (SD) standards documented in this application note. The color bar test pattern conforms to the standards of SMPTE s Engineering Guideline 1 (EG-1). The purpose of the color bars is to have a standard to adjust chroma gain, chroma phase, and black level monitor controls. The Recommended Practice 178 (RP 178) test pattern is named as the pat.lhological test pattern. RP 178 test patterns are meant to stress parts in the system such as the equalizer and Phase Lock Loop (PLL). The final test pattern discussed in this document is the grey pattern. The grey pattern is a pattern specified by Cypress Semiconductor to test the video systems. All of the above test patterns comply with SMPTE 259M standards. Table 1 lists the different supported SD video types, and their properties. Once the video type is determined through the SEL input, the correct properties are chosen for the test pattern generators. The properties are used for the horizontal timing reference. Horizontal timing reference exists each line. Each line contains information regarding Start of Active Video (SAV) timing reference, Horizontal line blanking, End of Active Video timing reference (EAV), and the active data. Figure 1 displays the horizontal line data. Figure 1. Horizontal Line Data EAV EDH SAV Active Video Data Functional Blocks There are three HDL modules for SD test pattern generation. The EG-1 Color bars are generated by eg1.vhd; the RP 178 Pathologicals are generated by rp178.vhd; and the grey pattern is generated by grey.vhd. Although each test pattern is generated by a separate module, the initial test pattern set up is common to all the SD test patterns. Horizontal Blanking Interval ASL ASL + 3 TSL-4 0 ASL Active Sample Per Line TSL Total Sample Per Line ASL - 1 SMPTE 259M Pattern Generation Setup The HDL SMPTE 259M test pattern generators support multiple video formats. Therefore, it is first necessary to determine the video type used in an SD system before pattern generations can begin. The first packet of information generated is the EAV. The EAV consists of four words. The first three words are ancillary header data and are set at 3FF h, 000, and 000. The only word which varies is the last word, XYZ. The XYZ word is generated differently in SMPTE 259C, SMPTE 259D, and SMPTE 344M video types. The 10-bit XYZ word for SMPTE 259C, and SMPTE 259D video types contains information as seen in Table 2. Table 3 contains the values for S, and P2-P4 based on bits 6 through 8. January 27, 2011 Document No Rev. *B 1
2 Table 1. SMPTE 259M Video Type Properties Video Type Total Number of Lines TSL ASL Vertical Blanking Interval Lines in Field 1 SMPTE 259C NTSC 270 Mb/S SMPTE 259D NTSC 270 Mb/s SMPTE 259C PAL 360 Mb/s SMPTE 259D PAL 360 Mb/s SMPTE 344M NTSC 4:4:4:4 540 Mb/s SMPTE 344M PAL 4:4:4:4 540 Mb/s Table 2. XYZ Word Bit Word 1923 and 2199 Description 9 1 Fixed 8 F F = 0 during field 1 F = 1 during field 2 7 V V=0 during active video V=1 during vertical blanking 6 H H=1 for EAV H=0 for SAV 5 S S=0 for GBR signals S=1 for Y, C b, C r signals 4 P4 Dependent on bits P3 Dependent on bits P2 Dependent on bits P1 0 0 P0 0 Table 3. Bits 5 to 2 for the XYZ Word Bit 8 Bit 7 Bit 6 S P4 P3 P OTHER January 27, 2011 Document No Rev. *B 2
3 The XYZ word is generated differently for the SMPTE 344M NTSC and PAL 4:4:4:4 video types. Bits 6 to 9 of the XYZ word are generated in the same manner as in Table 2. Bit 5, the S bit, however, is always set to 1. Bits 0 to 4 are generated based on Bits 5 to 8, and the results are displayed in Table 4. After the EAV packet is generated, the horizontal blanking interval is generated. The horizontal blanking interval has values of 0x40 and 0x200 for odd and even words respectively. The horizontal timing interval also contains the Error Detection and Handling (EDH) packet for error detection. For more information on EDH, please refer to, SMPTE 295M Error Detection and Handling (EDH) Generation and Detection IP Core application note. The final packet generated prior to the active video data is the SAV packet. The SAV information occupies the last 4 words in a video line. Once again, there are three ancillary header words, 3FF h, 000, and 000. The final word is once again the XYZ word. Also generated with the test patterns are the wordcount and linecount. A counter keeps count of the current words and lines being processed and during each rising edge of the clock signal, the linecount and wordcount are updated.after generating the EAV, horizontal blanking interval, and SAV data, the active video data is generated. Table 4. Bits 0 to 4 for SMPTE 344M NTSC and PAL XYZ Word Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit Others SMPTE 259M Color Bar Generation The active video data generation is the information which distinguishes ones test pattern from another. Figure 2 shows the color bar pattern in terms of the amount of active line time that each color bar requires. The first row of color bars requires 67% of the active line time, the second row requires 8% of the active line time, and the final row requires 25% of the active line time. The active video data generated according to the R,G,B, and Y, C B, C R as displayed in Table 5. The Y, C B, and C R numbers in Table 5 are generated according to the following formulas: The formulas which generate the values based on the normalized RGB values are as follows: Normalized formulas: Y = 0.299R G B P B = R G + 0.5B P R = 0.5R G B Scaling for 10-bit data: Y = R G B + 64 C B = 448R G B C R = R G + 448B In SMPTE 344M NTSC and PAL 4:4:4:4 video types there is one more parameter. SMPTE 344M NTSC and PAL video types also require the generation of an alpha keying (K) signal. The alpha key value is data required to mix two video signals and control the blending of the images. The K value for this test pattern generator is a constant of 64. Figure 3 shows how the Y, C B, C R,and K words are inserted in each line of active video data. January 27, 2011 Document No Rev. *B 3
4 Figure 2. Color Bar Test Signal b b b b b b b GRAY YELLOW CYAN GREEN MAGENTA RED BLUE 67% 100% BLUE BLACK MAGENTA BLACK CYAN BLACK GRAY 8% -I WHITE +Q BLACK BLK BLK BLK BLACK 5/4b 5/4b 5/4b 5/4b b 3 b 3 b 3 b = 1/7 Active Line Time Figure 3. SMPTE 344M NTSC 4:4:4:4 and PAL 4:4:4:4 Active Data Word Allocation C B0 Y 0 C R0 K 0 C B END Y END C REND K END ASL-4 ASL-3 ASL-2 ASL-1 If the video type is not SMPTE 344M NTSC 4:4:4:4 or PAL 4:4:4:4, then the K value is replaced by a Y value. The color bars are generated in sections. The first section generated is the row of color bars which require 67% of the line time. The color bars in the first row are evenly spaced horizontally.therefore, each bar requires ASL/7 words in each line. For example, in the HDL module a test condition is placed on the current word, if the word is between 0 and ASL/7-1 then the grey bar data is placed into the output data. After the first row of bars are generated, the second row of bars is generated in a similar fashion. The difference for the second row is that it only requires 8% of the line time. The final row to be generated is not evenly spaced horizontally. This is easily accounted for by the different test conditions on the current word number. All of the test pattern data is only generated on the rising edge of the clock source. January 27, 2011 Document No Rev. *B 4
5 Table 5. SMPTE 259M Active Video Data for Color Bar Generation Color Bar R G B Y C B C R 100% White % White % Yellow % Cyan % Green % Magenta % Red % Blue black - 4% black +4% I (legal RGB) Q (legal RGB) RP 178 Pathologicals Test Pattern In digital communications systems, it is desirable to have an equal number of ones and zeros. Digital video systems employ scramblers to optimize systems for such a scenario. There are, however, three cases in which the scrambler does not optimize the video data and there is a poor ratio of ones to zeros. The special cases which cause poor ones to zeros ratios are called pathologicals. The equalizer test and the PLL test are two of the pathologicals. The third pathological occurs during the vertical blanking interval, and rarely occurs, therefore it is not included in the test pattern generator. Equalizer Test One of the pathologicals occurs when there is a continuous pattern of 19 HIGHs and 1 LOW or 1 LOW and 19 HIGHs. This pattern appears as a flat magenta-like color. The scrambler used in SMPTE 259M video systems does not optimize for this pattern, and the ratio of ones to zeros becomes 1 to 19 or 19 to 1. This results in a large amount of low-frequency energy, and stresses the equalizer. As a result, this pattern is referred to as the equalizer test. The 19 HIGHs and 1 LOW pattern is easily generated by transmitting continuous 198 h and 300 h data in the luminance and color difference output vectors respectively. If a designer wishes to transmit 19 LOWs and 1 HIGH, the std_altn input signal should be set to LOW. This will switch the data, and 300 h will be transmitted as the luminance data and 198 h will be transmitted as the color difference data. Also specified in RP 178 is that the last active sample directly after the vertical blanking interval must be set to 80 h to ensure that both polarities (either 19 HIGH or 19 LOW) are realized. For this HDL module, the equalizer test is generated in the first half of the active video picture. Figure 4 shows the data allocation in each frame for RP 198 HDL module. PLL Test The second pathological pattern included in the RP 178 HDL module is the PLL test. To generate the PLL test, a continuous pattern of 20 HIGHs and 20 LOWs, or vice versa, is generated. This pattern has a low transition density of ones and zeros. For better performance, the PLL requires high transition density. Therefore, this test is referred to as the PLL test and is displayed as grey in the video picture. The PLL test pattern is generated by continuously transmitting 110 h in the luminance output vector, and 300 h in the color difference output vector. If a designer wishes to transmit 20 LOWs and 20 HIGHs, then the data can be switched, and 300 h is transmitted as the luminance data and 110 h is transmitted as the color difference data. The PLL pathological is generated on the second half of the active video picture in the RP 178 HDL module. Grey Pattern Generation The grey pattern test generation is simply the continuous generation of 511 for the luminance data and 512 for the color difference data. The generated video picture will be a grey picture. January 27, 2011 Document No Rev. *B 5
6 Figure 4. RP 178 Frame Data Allocation Vertical Blanking Interval 1st Half of Active Picture 300h, 198h (Equalizer Test) EAV SAV Horizontal Blanking Interval 2nd Half of Active Picture 200h, 110h (Phase Lock Loop Test) IP Core Features This IP Core includes HDL modules for SMPTE 259M EG-1 Color Bar, RP 178 Pathologicals, and Grey Pattern generation. This IP core allows designers to implement the test patterns and comply with SMPTE 259M SD standards. The deliverables for this IP Core include eg1.vhd, rp178.vhd, and grey.vhd. This IP Core assumes prior knowledge of the HOTLink II SERDES. Please visit for more information. Complies with SMPTE 259M, EG-1, and RP 178 Supports SMPTE 259C NTSC 270Mb/s, SMPTE 259D NTSC 270 Mb/s, 259C PAL 360 Mb/s, SMPTE 259D PAL 360 Mb/s, SMPTE 344M NTSC 4:4:4:4 540 Mb/s, and SMPTE 344M PAL 4:4:4:4 540 Mb/s video Communicates with the HOTLink II SERDES Resource Usage EG-1 Color Bar Resource Usage The SMPTE 259M EG-1 color bar generator requires 404 logic cells out of a total of 20,060 logic cells in an Altera Cyclone FPGA, using the Quartus II compiler. This code will also work with Xilinx and other programmable logic devices. RP 178 Pathologicals Resource Usage The SMPTE 259M RP 178 pathologicals generator requires 191 logic cells out of a total of 20,060 logic cells in an Altera Cyclone FPGA, using the Quartus II compiler. This code will also work with Xilinx and other programmable logic devices. Grey Pattern Resource Usage The SMPTE 259M grey pattern generator requires 142 logic cells out of a total of 20,060 logic cells in an Altera Cyclone FPGA, using the Quartus II compiler. This code will also work with Xilinx and other programmable logic devices. January 27, 2011 Document No Rev. *B 6
7 Block Diagrams Figure 5. SMPTE 259M Color Bar Pattern Generation Block Diagram CLK 10 DATA ENABLE SMPTE 259M Color Bar Pattern Generation 10 LINECOUNT_OUT SEL 3 12 WORDCOUNT_OUT Figure 6. SMPTE 259M Color Bar Pattern Generation Block Diagram CLK 10 DATA ENABLE 10 LINECOUNT_OUT SEL 3 RP 178 Pathologicals Generation 12 WORDCOUNT_OUT STD_ALTN Figure 7. SMPTE 259M Grey Pattern Generation Block Diagram CLK 10 DATA ENABLE SMPTE 259M Grey Pattern Generation 10 LINECOUNT_OUT SEL 3 12 WORDCOUNT_OUT January 27, 2011 Document No Rev. *B 7
8 Signal Descriptions SMPTE 259M Color Bar Generation Signal Descriptions System Inputs Width Active Description SEL 3 N/A Indicates whether the video is NTSC 270 Mb/s, 360 Mb/s, 4:4:4:4 or PAL 270 Mb/s, 360 Mb/s, or 4:4:4:4. The data originates from video_detect.vhd. System Outputs Width Active Description LINECOUNT_OUT 10 N/A Indicates the current line being generated by the color bar test pattern. WORDCOUNT_OUT 12 N/A Indicates the current word being generated by the color bar test pattern. Signal Inputs Width Active Description CLK N/A N/A The clock signal for the FPGA provided by an external source. ENABLE 1 HIGH Enables the color pattern generation when HIGH. The color pattern generation is disabled when LOW. Signal Outputs Width Active Description DATA 10 N/A The output color bar test pattern transmitted to the HOTLink II family of SERDES devices. RP 178 Pathologicals Generation Signal Descriptions System Inputs Width Active Description SEL 3 N/A Indicates whether the video is NTSC 270 Mb/s, 360 Mb/s, 4:4:4:4 or PAL 270 Mb/s, 360 Mb/s, or 4:4:4:4. The data originates from video_detect.vhd. System Outputs Width Active Description LINECOUNT_OUT 10 N/A Indicates the current line being generated by the color bar test pattern. WORDCOUNT_OUT 12 N/A Indicates the current word being generated by the color bar test pattern. = Signal Inputs Width Active Description CLK N/A N/A The clock signal for the FPGA provided by an external source. ENABLE 1 HIGH Enables the color pattern generation when HIGH. The color pattern generation is disabled when LOW. STD_ALTN 1 HIGH Standard distribution is selected when HIGH. Alternate Distribution is selected when LOW. Signal Outputs Width Active Description DATA 10 N/A The output color bar test pattern transmitted to the HOTLink II family of SERDES devices. January 27, 2011 Document No Rev. *B 8
9 Grey Pattern Generation Signal Descriptions System Inputs Width Active Description SEL 3 N/A Indicates whether the video is NTSC 270Mb/s, 360Mb/s, 4:4:4:4 or PAL 270Mb/s, 360Mb/s, or 4:4:4:4. The data originates from video_detect.vhd. System Outputs Width Active Description LINECOUNT_OUT 10 N/A Indicates the current line being generated by the color bar test pattern. WORDCOUNT_OUT 12 N/A Indicates the current word being generated by the color bar test pattern. Signal Inputs Width Active Description CLK N/A N/A The clock signal for the FPGA provided by an external source. ENABLE 1 HIGH Enables the color pattern generation when HIGH. The color pattern generation is disabled when LOW. Signal Outputs Width Active Description DATA 10 N/A The output color bar test pattern transmitted to the HOTLink II Family of SERDES devices. Summary The IP core complies with SMPTE 259M, EG-1, and RP 178 and communicates with HOTLinkII SERDES successfully. January 27, 2011 Document No Rev. *B 9
10 Document History Page Document Title: SMPTE 259M EG-1 Color Bar Generation, RP 178 Pathological Generation, Grey Pattern Generation IP Core Document Number: Revision ECN Orig. of Change Submission Date Description of Change ** SFV 04/20/2007 Re-catalogued application note. *A SAAC 11/29/2007 Template update. Google search requirement update. There were no technical updates to these notes. *B FRE/ SAAC 01/27/2011 Template updates. Sunset review spec. In March of 2007, Cypress recataloged all of its Application Notes using a new documentation number and revision code. This new documentation number and revision code (001-xxxxx, beginning with rev. **), located in the footer of the document, will be used in all subsequent revisions. HOTLink II is a trademark of Cypress Semiconductor Corporation. All other product and company names mentioned in this document may be the trademarks of their respective holders. Cypress Semiconductor 198 Champion Court San Jose, CA Phone: Fax: Cypress Semiconductor Corporation, The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. This Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress. Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Use may be limited by and subject to the applicable Cypress software license agreement. January 27, 2011 Document No Rev. *B 10
SMPTE 292M EG-1 Color Bar Generation, RP 198 Pathological Generation, Grey Pattern Generation IP Core - AN4088
SMPTE 292M EG-1 Color Bar Generation, RP 198 Pathological Generation, Grey Pattern Generation IP Core - AN4088 January 18, 2005 Document No. 001-14938 Rev. ** - 1 - 1.0 Introduction...3 2.0 Functional
More informationProsumer Video Cable Equalizer
Prosumer Video Cable Equalizer Features Multi rate adaptive equalization Operates from 143 to 1485 Mbps serial data rate SMPTE 292M, SMPTE 344M, and SMPTE 259M compliant Supports DVB-ASI at 270 Mbps Cable
More informationLogiCORE IP Spartan-6 FPGA Triple-Rate SDI v1.0
LogiCORE IP Spartan-6 FPGA Triple-Rate SDI v1.0 DS849 June 22, 2011 Introduction The LogiCORE IP Spartan -6 FPGA Triple-Rate SDI interface solution provides receiver and transmitter interfaces for the
More informationEnable input provides synchronized operation with other components
PSoC Creator Component Datasheet Pseudo Random Sequence (PRS) 2.0 Features 2 to 64 bits PRS sequence length Time Division Multiplexing mode Serial output bit stream Continuous or single-step run modes
More informationSMPTE-259M/DVB-ASI Scrambler/Controller
SMPTE-259M/DVB-ASI Scrambler/Controller Features Fully compatible with SMPTE-259M Fully compatible with DVB-ASI Operates from a single +5V supply 44-pin PLCC package Encodes both 8- and 10-bit parallel
More informationImplementing Audio IP in SDI II on Arria V Development Board
Implementing Audio IP in SDI II on Arria V Development Board AN-697 Subscribe This document describes a reference design that uses the Audio Embed, Audio Extract, Clocked Audio Input and Clocked Audio
More informationSDTV 1 DigitalSignal/Data - Serial Digital Interface
SMPTE 2005 All rights reserved SMPTE Standard for Television Date: 2005-12 08 SMPTE 259M Revision of 259M - 1997 SMPTE Technology Committee N26 on File Management & Networking Technology TP Rev 1 SDTV
More informationSerial Digital Interface Checkfield for 10-Bit 4:2:2 Component and 4fsc Composite Digital Signals
SMPTE RECOMMENDED PRACTICE Serial Digital Interface Checkfield for 10-Bit 422 Component and 4fsc Composite Digital Signals RP 178-2004 Revision of RP 178-1996 1 Scope This practice specifies digital test
More informationUpgrading a FIR Compiler v3.1.x Design to v3.2.x
Upgrading a FIR Compiler v3.1.x Design to v3.2.x May 2005, ver. 1.0 Application Note 387 Introduction This application note is intended for designers who have an FPGA design that uses the Altera FIR Compiler
More information2. Logic Elements and Logic Array Blocks in the Cyclone III Device Family
December 2011 CIII51002-2.3 2. Logic Elements and Logic Array Blocks in the Cyclone III Device Family CIII51002-2.3 This chapter contains feature definitions for logic elements (LEs) and logic array blocks
More informationVideo and Image Processing Suite
Video and Image Processing Suite August 2007, Version 7.1 Errata Sheet This document addresses known errata and documentation issues for the MegaCore functions in the Video and Image Processing Suite,
More informationModel 5240 Digital to Analog Key Converter Data Pack
Model 5240 Digital to Analog Key Converter Data Pack E NSEMBLE D E S I G N S Revision 2.1 SW v2.0 This data pack provides detailed installation, configuration and operation information for the 5240 Digital
More informationHigh-Definition, Standard-Definition Compatible Color Bar Signal
Page 1 of 16 pages. January 21, 2002 PROPOSED RP 219 SMPTE RECOMMENDED PRACTICE For Television High-Definition, Standard-Definition Compatible Color Bar Signal 1. Scope This document specifies a color
More informationSMPTE STANDARD Gb/s Signal/Data Serial Interface. Proposed SMPTE Standard for Television SMPTE 424M Date: < > TP Rev 0
Proposed SMPTE Standard for Television Date: TP Rev 0 SMPTE 424M-2005 SMPTE Technology Committee N 26 on File Management and Networking Technology SMPTE STANDARD- --- 3 Gb/s Signal/Data Serial
More informationSignalTap Analysis in the Quartus II Software Version 2.0
SignalTap Analysis in the Quartus II Software Version 2.0 September 2002, ver. 2.1 Application Note 175 Introduction As design complexity for programmable logic devices (PLDs) increases, traditional methods
More informationAND9191/D. KAI-2093 Image Sensor and the SMPTE Standard APPLICATION NOTE.
KAI-09 Image Sensor and the SMPTE Standard APPLICATION NOTE Introduction The KAI 09 image sensor is designed to provide HDTV resolution video at 0 fps in a progressive scan mode. In this mode, the sensor
More informationObsolete Product(s) - Obsolete Product(s)
Single-chip digital video format converter Data Brief Features Package: 208-pin PQFP Digital input Interlaced/progressive output Motion Adaptive Noise Reduction Cross Color Suppressor (CCS) Per-pixel MADi/patented
More informationIntel FPGA SDI II IP Core User Guide
Intel FPGA SDI II IP Core User Guide Updated for Intel Quartus Prime Design Suite: 17.1 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Intel FPGA SDI II IP Core Quick
More informationLMH0340/LMH0341 SerDes EVK User Guide
LMH0340/LMH0341 SerDes EVK User Guide July 1, 2008 Version 1.05 1 1... Overview 3 2... Evaluation Kit (SD3GXLEVK) Contents 3 3... Hardware Setup 4 3.1 ALP100 BOARD (MAIN BOARD) DESCRIPTION 5 3.2 SD340EVK
More informationSDI II MegaCore Function User Guide
SDI II MegaCore Function SDI II MegaCore Function 1 Innovation Drive San Jose, CA 95134 www.altera.com UG-01125-1.0 Document last updated for Altera Complete Design Suite version: Document publication
More informationQUADRO AND NVS DISPLAY RESOLUTION SUPPORT
QUADRO AND NVS DISPLAY RESOLUTION SUPPORT DA-07089-001_v06 April 2017 Application Note DOCUMENT CHANGE HISTORY DA-07089-001_v06 Version Date Authors Description of Change 01 November 1, 2013 AP, SM Initial
More informationCEA Standard. Standard Definition TV Analog Component Video Interface CEA D R-2012
CEA Standard Standard Definition TV Analog Component Video Interface CEA-770.2-D R-2012 April 2007 NOTICE Consumer Electronics Association (CEA ) Standards, Bulletins and other technical publications are
More informationD10C2 10-bit Serial Digital to Composite/ Component Converter User Manual
D10C2 10-bit Serial Digital to Composite/ Component Converter User Manual October 25, 2003 P/N 101640-00 2 Trademarks AJA, Io, and Kona are trademarks of AJA Video, Inc. All other trademarks are the property
More informationSDI Audio IP Cores User Guide
SDI Audio IP Cores User Guide Subscribe Last updated for Quartus Prime Design Suite: 16.0 UG-SDI-AUD 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents SDI Audio IP Cores Overview...1-1
More informationNOTICE. (Formulated under the cognizance of the CTA R4.8 DTV Interface Subcommittee.)
CTA Standard Standard Definition TV Analog Component Video Interface CTA-770.2-D S-2017 (Formerly CEA-770.2-D R-2012) April 2007 NOTICE Consumer Technology Association (CTA) Standards, Bulletins and other
More informationSDI Audio IP Cores User Guide
SDI Audio IP Cores User Guide Last updated for Altera Complete Design Suite: 14.0 Subscribe UG-SDI-AUD 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 SDI Audio IP Cores User Guide Contents
More informationWhite Paper Lower Costs in Broadcasting Applications With Integration Using FPGAs
Introduction White Paper Lower Costs in Broadcasting Applications With Integration Using FPGAs In broadcasting production and delivery systems, digital video data is transported using one of two serial
More informationfor Television ---- Formatting AES/EBU Audio and Auxiliary Data into Digital Video Ancillary Data Space
SMPTE STANDARD ANSI/SMPTE 272M-1994 for Television ---- Formatting AES/EBU Audio and Auxiliary Data into Digital Video Ancillary Data Space 1 Scope 1.1 This standard defines the mapping of AES digital
More informationQUADRO AND NVS DISPLAY RESOLUTION SUPPORT
QUADRO AND NVS DISPLAY RESOLUTION SUPPORT DA-07089-001_v07 March 2019 Application Note DOCUMENT CHANGE HISTORY DA-07089-001_v07 Version Date Authors Description of Change 01 November 1, 2013 AP, SM Initial
More information3G/HD/SD-SDI to HDMI Converter
3G/HD/SD-SDI to HDMI Converter Model #: 3G/HD/SD-SDI to HDMI Converter 2010 Avenview Inc. All rights reserved. The contents of this document are provided in connection with Avenview Inc. ( Avenview ) products.
More informationLogiCORE IP Spartan-6 FPGA Triple-Rate SDI v1.0
LogiCORE IP Spartan-6 FPGA Triple-Rate SDI v1.0 User Guide Notice of Disclaimer The information disclosed to you hereunder (the Materials ) is provided solely for the selection and use of Xilinx products.
More informationCyclone II EPC35. M4K = memory IOE = Input Output Elements PLL = Phase Locked Loop
FPGA Cyclone II EPC35 M4K = memory IOE = Input Output Elements PLL = Phase Locked Loop Cyclone II (LAB) Cyclone II Logic Element (LE) LAB = Logic Array Block = 16 LE s Logic Elements Another special packing
More informationProposed SMPTE Standard SMPTE 425M-2005 SMPTE STANDARD- 3Gb/s Signal/Data Serial Interface Source Image Format Mapping.
Proposed SMPTE Standard Date: TP Rev 0 SMPTE 425M-2005 SMPTE Technology Committee N 26 on File Management and Networking Technology SMPTE STANDARD- 3Gb/s Signal/Data Serial Interface Source
More informationThe ASI demonstration uses the Altera ASI MegaCore function and the Cyclone video demonstration board.
April 2006, version 2.0 Application Note Introduction A digital video broadcast asynchronous serial interace (DVB-) is a serial data transmission protocol that transports MPEG-2 packets over copper-based
More informationDATA SHEET. BGY885B 860 MHz, 20 db gain push-pull amplifier DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Apr 07.
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D252 BGY885B 860 MHz, 20 db gain push-pull amplifier Supersedes data of 1997 Apr 07 2001 Nov 14 FEATURES Excellent linearity Extremely low noise Silicon
More informationSignalTap Plus System Analyzer
SignalTap Plus System Analyzer June 2000, ver. 1 Data Sheet Features Simultaneous internal programmable logic device (PLD) and external (board-level) logic analysis 32-channel external logic analyzer 166
More informationMaxView Cinema Kit Quick Install Guide
SYSTEM SETUP The MaxView will work at any of the following display settings: INSTALLATION MaxView Cinema Kit Quick Install Guide Step 1 - Turn off your computer. Disconnect your monitor s VGA cable from
More informationD5CE Serial Digital Encoder
D5CE Serial Digital Encoder User Manual December 5, 2003 P/N 101635-00 2 Trademarks AJA, Io, and Kona are trademarks of AJA Video, Inc. All other trademarks are the property of their respective holders.
More informationStickIt! VGA Manual. How to install and use your new StickIt! VGA module
StickIt! VGA Manual How to install and use your new StickIt! VGA module XESS is disclosing this Document and Intellectual Property (hereinafter the Design ) to you for use in the development of designs
More informationDigital Blocks Semiconductor IP
Digital Blocks Semiconductor IP DB3 CCIR 656 Encoder General Description The Digital Blocks DB3 CCIR 656 Encoder IP Core encodes 4:2:2 Y CbCr component digital video with synchronization signals to conform
More informationHD/SD-SDI Pattern Generator
HD/SD-SDI Pattern Generator User Guide Models PG-HDSDI 2009 Avenview Inc. All rights reserved. The contents of this document are provided in connection with Avenview Inc. ( Avenview ) products. Avenview
More informationRec. ITU-R BT RECOMMENDATION ITU-R BT * WIDE-SCREEN SIGNALLING FOR BROADCASTING
Rec. ITU-R BT.111-2 1 RECOMMENDATION ITU-R BT.111-2 * WIDE-SCREEN SIGNALLING FOR BROADCASTING (Signalling for wide-screen and other enhanced television parameters) (Question ITU-R 42/11) Rec. ITU-R BT.111-2
More informationCamera Interface Guide
Camera Interface Guide Table of Contents Video Basics... 5-12 Introduction...3 Video formats...3 Standard analog format...3 Blanking intervals...4 Vertical blanking...4 Horizontal blanking...4 Sync Pulses...4
More informationIP-DDC4i. Four Independent Channels Digital Down Conversion Core for FPGA FEATURES. Description APPLICATIONS HARDWARE SUPPORT DELIVERABLES
Four Independent Channels Digital Down Conversion Core for FPGA v1.2 FEATURES Four independent channels, 24 bit DDC Four 16 bit inputs @ Max 250 MSPS Tuning resolution up to 0.0582 Hz SFDR >115 db for
More informationIs Now Part of To learn more about ON Semiconductor, please visit our website at
Is Now Part of To learn more about ON Semiconductor, please visit our website at ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor
More informationSG4424 HDTV Slave Sync Generator User Guide
SG4424 HDTV Slave Sync Generator User Guide INTRODUCTION The SG4424LP HDTV Slave Sync Generator locks to either an NTSC or PAL reference signal and generates HD tri-level sync per SMPTE 274M (1080i/p)
More informationMulti-Media Card (MMC) DLL Tuning
Application Report Multi-Media Card (MMC) DLL Tuning Shiou Mei Huang ABSTRACT This application report describes how to perform DLL tuning with Multi-Media Cards (MMCs) at 192 MHz (SDR14, HS2) on the OMAP5,
More informationUG0682 User Guide. Pattern Generator. February 2018
UG0682 User Guide Pattern Generator February 2018 Contents 1 Revision History... 1 1.1 Revision 2.0... 1 1.2 Revision 1.0... 1 2 Introduction... 2 3 Hardware Implementation... 3 3.1 Inputs and Outputs...
More informationDigital Signal Coding
UCRL-JC-127333 PREPRINT Digital Signal Coding R. Gaunt This paper was prepared for submittal to the Association for Computing Machinery Special Interest Group on Computer Graphics (SIGGRAPH) '97 Conference
More informationSTEVAL-CCM003V1. Graphic panel with ZigBee features based on the STM32 and SPZBE260 module. Features. Description
Graphic panel with ZigBee features based on the STM32 and SPZBE260 module Data brief Features Microsoft FAT16/FAT32 compatible library JPEG decoder algorithm S-Touch -based touch keys for menu navigation
More informationModel 7405 High Definition Test Signal Generator Data Pack
Model 7405 High Definition Test Signal Generator Data Pack E NSEMBLE D E S I G N S Revision 1.1 SW v1.1.0 This data pack provides detailed installation, configuration and operation information for the
More informationSerial Digital Interface
Serial Digital Interface From Wikipedia, the free encyclopedia (Redirected from HDSDI) The Serial Digital Interface (SDI), standardized in ITU-R BT.656 and SMPTE 259M, is a digital video interface used
More informationUsing DLP LightCrafter 4500 Triggers to Synchronize Cameras to Patterns
Application Report Using DLP LightCrafter 4500 Triggers to Synchronize Cameras to ABSTRACT This document describes how to use the DLP LightCrafter 4500 with the global trigger function of industrial USB
More informationObsolete Product(s) - Obsolete Product(s)
DC-DC step down power supply Features Module DC-DC step down single output Wide range input voltage: 100 370 V dc Output power: 4.0 W typ. Output voltage precision 5% Output short-circuit protection No
More informationChrontel CH7015 SDTV / HDTV Encoder
Chrontel Preliminary Brief Datasheet Chrontel SDTV / HDTV Encoder Features 1.0 GENERAL DESCRIPTION VGA to SDTV conversion supporting graphics resolutions up to 104x768 Analog YPrPb or YCrCb outputs for
More informationOrder code Package Connection. SPDC400FC12M0.60 Open frame Comb. October 2007 Rev 1 1/9
DC-DC step down power supply Preliminary Data Features Module DC-DC step down single output Wide range input voltage 100 370 V dc Output power 8W max Output voltage precision 5% Output short circuit protection
More informationAN 848: Implementing Intel Cyclone 10 GX Triple-Rate SDI II with Nextera FMC Daughter Card Reference Design
AN 848: Implementing Intel Cyclone 10 GX Triple-Rate SDI II with Nextera FMC Daughter Card Reference Design Updated for Intel Quartus Prime Design Suite: 18.0 Subscribe Send Feedback Latest document on
More informationVideo Accessory IC Series Sync Separation ICs with Built-in AFC BA7046F, BA7071F Rev.A 1/9
Video Accessory IC Series Sync Separation ICs with Built-in AFC BA7046F, BA7071F No.10069EAT03 Description The BA7046F and BA7071F perform synchronization signal separation of a NTSC mode or PAL mode video
More informationTV Synchronism Generation with PIC Microcontroller
TV Synchronism Generation with PIC Microcontroller With the widespread conversion of the TV transmission and coding standards, from the early analog (NTSC, PAL, SECAM) systems to the modern digital formats
More informationObsolete Product(s) - Obsolete Product(s)
Features Camera with ZigBee connectivity based on the STM32 STM32-based camera with ZigBee connectivity Includes microsd card and ZigBee module Works with monitoring unit (order code STEVAL-CCM003V1) Camera
More informationLaboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)
Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6. - Introductory Digital Systems Laboratory (Spring 006) Laboratory - Introduction to Digital Electronics
More information8 Port HD/SD-SDI Video Switch with 2 Port Splitter
8 Port HD/SD-SDI Video Switch with 2 Port Splitter User s Guide Models SW-HDSDI-8X2 2008 Avenview Inc. All rights reserved. The contents of this document are provided in connection with Avenview Inc. (
More informationVIODC SDI Demonstration
VIODC SDI Demonstration User Guide R R Xilinx is disclosing this Document and Intellectual Property (hereinafter the Design ) to you for use in the development of designs to operate on, or interface with
More informationRECOMMENDATION ITU-R BT (Questions ITU-R 25/11, ITU-R 60/11 and ITU-R 61/11)
Rec. ITU-R BT.61-4 1 SECTION 11B: DIGITAL TELEVISION RECOMMENDATION ITU-R BT.61-4 Rec. ITU-R BT.61-4 ENCODING PARAMETERS OF DIGITAL TELEVISION FOR STUDIOS (Questions ITU-R 25/11, ITU-R 6/11 and ITU-R 61/11)
More informationTest Equipment Depot Washington Street Melrose, MA TestEquipmentDepot.com
Test Equipment Depot - 800.517.8431-99 Washington Street Melrose, MA 02176 - TestEquipmentDepot.com Read this first Product documentation Covered products The following Tektronix products are covered by
More informationUsing the MAX3656 Laser Driver to Transmit Serial Digital Video with Pathological Patterns
Design Note: HFDN-33.0 Rev 0, 8/04 Using the MAX3656 Laser Driver to Transmit Serial Digital Video with Pathological Patterns MAXIM High-Frequency/Fiber Communications Group AVAILABLE 6hfdn33.doc Using
More informationSDI-HDSDXPRO. USER MANUAL Version 1.1
USER MANUAL Version 1.1 Index Description... 3 Features... 3 Connection Diagram... 4 Front Panel... 5 Rear Panel... 5 Dip Switch... 6 EDID Leaning... 7 Specifications... 8 Firmware Upload... 9 Update List...
More informationRules of Operation for the use of ITU-R (CCIR) Teletext System B Issue 6
Rules of Operation for the use of ITU-R (CCIR) Teletext System B Issue 6 Publication date: Effective from 15 February 2010 Contents Section Page 1 Introduction 1 2 Technical Background 2 3 The Public
More informationSTEVAL-ILL015V1. High brightness RGB LED array with LED error detection based on the STP24DP05 and STM32. Features. Description
High brightness RGB LED array with LED error detection based on the STP24DP05 and STM32 Data Brief Features Two STP24DP05 devices (TQFP48 package) connected to 3 X 16 RGB high brightness LEDs STM32 microcontroller
More informationCardModule. Reference Manual. Series C DA Channel SDI to CVBS Converter. Version 1.0
Reference Manual C DA 5005 5 Channel SDI to CVBS Converter Version 1.0 Series 5000 CardModule LYNX Technik AG Brunnenweg 3 D-64331 Weiterstadt Germany www.lynx-technik.com Information in this document
More informationLMH0344 3Gbps HD/SD SDI Adaptive Cable Equalizer
3Gbps HD/SD SDI Adaptive Cable Equalizer General Description The 3Gbps HD/SD SDI Adaptive Cable Equalizer is designed to equalize data transmitted over cable (or any media with similar dispersive loss
More informationDigital Blocks Semiconductor IP
Digital Blocks Semiconductor IP General Description The Digital Blocks IP Core decodes an ITU-R BT.656 digital video uncompressed NTSC 720x486 (525/60 Video System) and PAL 720x576 (625/50 Video System)
More informationAn Introduction to CY8C22x45
Cypress Semiconductor White Paper By Jemmey Huang and Eric Jia Executive Summary This whitepaper is a brief introduction to CY8C22x45, an enhanced product of CY8C21xxx PSoC family. Introduction CY8C22x45
More informationUSO RESTRITO. WSS Decoder. Option W Version: 2.0 March 20, 2015
Option W Version: 2.0 March 20, 2015 WSS Decoder Visible Insertion of WSS Data Programmable GPI Functions for a RUBIDIUM Module (AI, DI, XI) with Option W 16:9 FULL FORMAT CAMERA MODE / STANDARD / HLP
More informationHCS08 SG Family Background Debug Mode Entry
Freescale Semiconductor Application Note Document Number: AN3762 Rev. 0, 08/2008 HCS08 SG Family Background Debug Mode Entry by: Carl Hu Sr. Field Applications Engineer Kokomo, IN, USA 1 Introduction The
More information3GSDI to HDMI 1.3 Converter
3GSDI to HDMI 1.3 Converter EXT-3GSDI-2-HDMI1.3 User Manual www.gefen.com ASKING FOR ASSISTANCE Technical Support: Telephone (818) 772-9100 (800) 545-6900 Fax (818) 772-9120 Technical Support Hours: 8:00
More informationROBOT-M24LR16E-A. Evaluation board for the M24LR16E-R dual interface EEPROM. Features. Description
Features Evaluation board for the M24LR16E-R dual interface EEPROM 20 mm x 40 mm 13.56 MHz inductive antenna etched on PCB M24LR16E-R dual interface EEPROM I²C connector Energy harvesting output (V OUT
More informationSTV6417 R/C/Pr, G/C, B/Pb Switches + Filter. C, Y, CVBS/Y Switches + Filter. Audio Switches Volume Control AUDIO R SLOW BLANK
Audio/video switch and 6-channel SD video filter Data Brief Features I²C bus control Interrupt or auto-startup mode: low power consumption Video section 3 CVBS inputs, 2 CVBS outputs 3 Y/C inputs, 3 Y/C
More informationC65SPACE-HSSL Gbps multi-rate, multi-lane, SerDes macro IP. Description. Features
6.25 Gbps multi-rate, multi-lane, SerDes macro IP Data brief Txdata1_in Tx1_clk Bist1 Rxdata1_out Rx1_clk Txdata2_in Tx2_clk Bist2 Rxdata2_out Rx2_clk Txdata3_in Tx3_clk Bist3 Rxdata3_out Rx3_clk Txdata4_in
More informationVID_OVERLAY. Digital Video Overlay Module Rev Key Design Features. Block Diagram. Applications. Pin-out Description
Key Design Features Block Diagram Synthesizable, technology independent VHDL IP Core Video overlays on 24-bit RGB or YCbCr 4:4:4 video Supports all video resolutions up to 2 16 x 2 16 pixels Supports any
More informationAltera JESD204B IP Core and ADI AD9144 Hardware Checkout Report
2015.12.18 Altera JESD204B IP Core and ADI AD9144 Hardware Checkout Report AN-749 Subscribe The Altera JESD204B IP core is a high-speed point-to-point serial interface intellectual property (IP). The JESD204B
More informationNOTICE. (Formulated under the cognizance of the CTA/CEDIA R10 Residential Systems Committee.)
ANSI/CTA Standard Standard Method of Measurement for Digital Versatile Disc-Video Players ANSI/CTA-896-A R-2010 (Formerly ANSI/CEA-896-A R-2010) December 2002 NOTICE Consumer Technology Association (CTA)
More informationObsolete Product(s) - Obsolete Product(s)
Power over ethernet 10 W module Preliminary data Features Input voltage range: 38.5 V to 60 V 10 W output Based on ST devices integrating standard PoE interface and current mode PVM controller IEEE 802.3af
More informationSTEVAL-CCH002V2. HDMI and video switches demonstration board. Features. Description
HDMI and video switches demonstration board Data brief Features 16-character x 2-line alphanumeric backlit LCD VGA input and output connectors S-video input and output connectors Y Pb Pr input and output
More informationSTEVAL-IHM043V1. 6-step BLDC sensorless driver board based on the STM32F051 and L6234. Features. Description
6-step BLDC sensorless driver board based on the STM32F051 and L6234 Features Input voltage range: 7 to 42 V dc Output current: 2 A (5 A peak) Can operate up to 100% duty cycle RoHS compliant Description
More informationfor Television ---- Bit-Serial Digital Interface for High-Definition Television Systems Type FC
SMPTE STNDRD NSI/SMPTE 292M-1996 for Television ---- it-serial Digital Interface for High-Definition Television Systems 1 Scope This standard defines a bit-serial digital coaxial and fiber-optic interface
More informationSelf Restoring Logic (SRL) Cell Targets Space Application Designs
TND6199/D Rev. 0, SEPT 2015 Self Restoring Logic (SRL) Cell Targets Space Application Designs Semiconductor Components Industries, LLC, 2015 September, 2015 Rev. 0 1 Publication Order Number: TND6199/D
More information8 Port HD/SD-SDI Switch
8 Port HD/SD-SDI Switch User s Guide Models SW-HDSDI-8X1 2008 Avenview Inc. All rights reserved. The contents of this document are provided in connection with Avenview Inc. ( Avenview ) products. Avenview
More informationModel 7130 HD Downconverter and Distribution Amplifier Data Pack
Model 7130 HD Downconverter and Distribution Amplifier Data Pack E NSEMBLE D E S I G N S Revision 1.0 SW v1.0 www.ensembledesigns.com 7130-1 Contents MODULE OVERVIEW 3 Audio Handling 3 Control 3 Metadata
More informationInterface Practices Subcommittee SCTE STANDARD SCTE Measurement Procedure for Noise Power Ratio
Interface Practices Subcommittee SCTE STANDARD SCTE 119 2018 Measurement Procedure for Noise Power Ratio NOTICE The Society of Cable Telecommunications Engineers (SCTE) / International Society of Broadband
More informationUsing DLP LightCrafter 4500 Triggers to Synchronize Cameras to
Application Report Using DLP LightCrafter 4500 Triggers to Synchronize Cameras to ABSTRACT This document describes how to use DLP LightCrafter 4500 with the global trigger function of industrial USB 2,
More informationSDI-SDHDXPRO User Manual. Version1.2
User Manual Version1.2 INDEX Description... 3 Feature... 3 Connection Diagram... 4 Front Panel... 5 Rear Panel... 5 Dip Switch... 6 Specifications... 7 Firmware Upload... 8 Update List... 10 Warranty...
More informationGEKCO SUBCARRIER REFERENCE OSCILLATOR MODEL SRO10 OPERATION/SERVICE MANUAL
GEKCO MODEL SRO10 SUBCARRIER REFERENCE OSCILLATOR OPERATION/SERVICE MANUAL GEKCO Labs PO Box 642 Issaquah, WA 98027 (425) 392-0638 P/N 595-431 REV 5/98 Copyright c 1998 GEKCO Labs All Rights Reserved Printed
More informationInstruction Manual. SMS 8601 NTSC/PAL to 270 Mb Decoder
Instruction Manual SMS 8601 NTSC/PAL to 270 Mb Decoder 071-0421-00 First Printing: November 1995 Revised Printing: November 1998 Contacting Tektronix Customer Support Product, Service, Sales Information
More informationRECOMMENDATION ITU-R BT Digital interfaces for HDTV studio signals
Rec. ITU-R BT.1120-4 1 The ITU Radiocommunication Assembly, considering RECOMMENATION ITU-R BT.1120-4 igital interfaces for HTV studio signals (Question ITU-R 42/6) (1994-1998-2000-2003) a) that in the
More informationIs Now Part of To learn more about ON Semiconductor, please visit our website at
Is Now Part of To learn more about ON Semiconductor, please visit our website at www.onsemi.com ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC
More informationAltera's 28-nm FPGAs Optimized for Broadcast Video Applications
Altera's 28-nm FPGAs Optimized for Broadcast Video Applications WP-01163-1.0 White Paper This paper describes how Altera s 40-nm and 28-nm FPGAs are tailored to help deliver highly-integrated, HD studio
More information12G/6G/3G/HD/SD-SDI over Single mode SFP-type Fiber Optic Extender Immune to Pathological. User Manual. rev: Made in Taiwan
EX-36K 12G/6G/3G/HD/SD-SDI over Single mode SFP-type Fiber Optic Extender Immune to Pathological User Manual rev: 170218 Made in Taiwan Safety and Notice The EX-36K 12G/6G/3G/HD/SD-SDI over Single mode
More informationBTV Tuesday 21 November 2006
Test Review Test from last Thursday. Biggest sellers of converters are HD to composite. All of these monitors in the studio are composite.. Identify the only portion of the vertical blanking interval waveform
More informationEBU INTERFACES FOR 625 LINE DIGITAL VIDEO SIGNALS AT THE 4:2:2 LEVEL OF CCIR RECOMMENDATION 601 CONTENTS
EBU INTERFACES FOR 625 LINE DIGITAL VIDEO SIGNALS AT THE 4:2:2 LEVEL OF CCIR RECOMMENDATION 601 Tech. 3267 E Second edition January 1992 CONTENTS Introduction.......................................................
More information