OPTIMIZING VIDEO SCALERS USING REAL-TIME VERIFICATION TECHNIQUES

Size: px
Start display at page:

Download "OPTIMIZING VIDEO SCALERS USING REAL-TIME VERIFICATION TECHNIQUES"

Transcription

1 OPTIMIZING VIDEO SCALERS USING REAL-TIME VERIFICATION TECHNIQUES Paritosh Gupta Department of Electrical Engineering and Computer Science, University of Michigan Valeria Bertacco Department of Computer Science and Engineering, University of Michigan ABTRACT Video hardware design is slowly becoming top money grosser for many semiconductor companies. As per statistics the video industry involved in content broadcasting and format change alone has become almost a $1 Billion dollar industry in the United States. And now with the advent of 3D televisions, video gaming etc. this industry is bound to grow even more. Video based designs almost completely rely on algorithms for post/pre processing, asynchronous bridges etc. With so many applications and devices to view this content on, video scaling is an integral aspect of the complete video pipeline. All video consumer devices will have a scaler at their I/O interface. The quality of scaled input will determine performance of the complete video engine. Then why have a video scaler? Why not simply use the full frame instead? This would indeed be an obvious choice in such scenarios. Though keeping optimization in mind, a certain tradeoff needs to be met in between performance and memory requirements. In this project, we present a novel scheme of using a verification-based checker module to automate this tradeoff while also maintaining low power consumption. Keywords Polyphase filters, Autofocus, Video scaler 1. INTRODUCTION Video scalers are essentially used for converting the size of an input frame, which is part of some video sequence. In parallel, a scaler is also used for outputting a frame by transforming its size to that of the destination device. Due to this generic function, one would expect to find a video scaler in almost every consumer device. Currently many video standards exist under the SD, HD, WXGA etc. Figure 1 shows the most common standards used for defining a video frame. For example one of the most common is the 1920x1080, often called the 1080I. With so many standards existing, designing a scaler that is compatible for all standards become all the trickier. The design of a scaler is most critical for a video pipeline. At the input interface, the scaler will convert the source into a desired input, which will then be used in the rest of the pipeline. Hence any significant quality drop in the input source will have an accumulative effect throughout the pipeline. Similarly at the output interface, data will be scaled to desired output Figure 1: Types of Video Displays configuration. Any error in the output will immediately have an apparent visible effect. This would make it obvious to the reader to always use the full input video stream for the internal pipeline. Then the next obvious question would be as to why do we need an input video scaler if we plan to use the full frame in our pipeline? The answer is data bandwidth. Suppose you have an input video stream in 1080I. That means that you would need at least a 16MB memory slot dedicated just for storing a single video frame. If this pipeline also supports motion estimation sort of other features, then an additional three frames need to be stored. Hence at least 16*4 = 64MB memory needs to be allocated for frames. This would need to be on-board memory otherwise we are liable to have latency issues. Having a 64MB memory dedicated for just frame storage is too costly and indeed quite a waste of hardware resources. Hence we need an input video scaler, to downscale the input frames so as to use the hardware resources more efficiently. In this project we propose a design scheme for integrating the scaler and autofocus model along with a checker model. The checker model will compare the output from autofocus to a golden reference. A feedback signal is generated based on the comparison made by the checker model. The feedback signal generated is sent back to the scaler, which then alters the downscaling, based upon the

2 kind of feedback received. Hence in this scheme, the autofocus stats generated on full frame serve as a golden reference. The comparison between this golden reference and the autofocus stats generated for downscaled video frame is used as an error parameter. The checker model generates this error parameter. It then compares this error with the threshold provided by the user. This comparison is sent as a feedback to the video scaler. If the feedback shows that error is beyond the threshold, then downscaling is lowered. If error is well within the threshold, then downscaled is increased. 2. VIDEO OVERVIEW Every image seen in digital format is composed of pixels. An image is shown in figure 2 depicting the grid of pixels in the magnified window. comparing to the first two images. This leads us to the polyphase filter-bank implementation. Such filters are simply a combination of horizontal and vertical tap filtering simultaneously being done on the input source image so as at use the hardware more efficiently (i.e. in lesser number of clock cycles). One of the most common schemes in doing horizontal plus vertical polyphase filter implementation is shown in figure 4. A four x four grid of pixels in original frame is downscaled to just one pixel. Hence its downscaled by 4 on x and y. Its corresponding visualization is shown in figure 4. Figure 4: 4x4 Pixel Grid downscaled to a single pixel Figure 2: Pixel Representation The expanded window shows a grid of about 20x20 pixels. Any cheap video scaler will resize the image by simply decimating it. This means selecting alternate pixels or dropping pixels at regular frequency. Many such decimation schemes exist. In figure 3, some of the common decimation and interpolation schemes are shown. Actual engineering goes into developing such schemes that do not simply select pixels but recreate them (for e.g. interpolation). In the right most image in figure 3, we can see that the quality of rendered image is much better when As we can see from figure 4, the 4x4 grid of pixels is first vertically downscaled to 1x4 grid of pixels. Then they are horizontally downscaled to a single pixel. In this whole procedure none of the final pixels obtained were selected from amongst the original pixels. They were all created using a combination of input pixels. This is a representative of a good scaler scheme. Hardware circuit implementation of the above algorithm is shown in figure 5. The circuit shown in figure 5 is for an eight-order filter. The final pixel y(n) is generated using x(k-4) to x(k+3) pixels. The vertical/horizontal tap coefficients are pre-stored in the Coefficient Table. The question now would be as to how should we decide on what kind of a downscaler to use. A Video scaler cannot decide on what type of downscaling should be done. This depends on the kind of Interphase c(-4) c(-3) c(-2) Coefficient table c(-1) c(0) c(1) c(2) c(3) x(k-4) x(k-3) x(k-2) x(k-1) x(k) x(k+1) x(k+2) x(k+3) New input sample request y(n) Figure 3: Left and middle images depict Decimation schemes. Right image shows Interpolation being done. Figure 5: Video downscaler implementation

3 application that this video scaler is supporting. For our purpose, the video scaler is driving an input for the Autofocusing algorithm. The autofocus algorithm outputs a focused image from the input stream that it is provided by the Video scaler as an output. The video scaler generates this output by using the full frame video input. 3. DESIGN MODEL We now have the video scaler and the autofocus model in place. We now propose the scheme in which we integrate the checker model with the previous two blocks. Essentially we want to demonstrate that runtime verification techniques can be used to quantify the performance of autofocus. Based on the output score, a feedback will be generated to determine the kind of downscaling that needs to be done. This is quite novel, since verification has mostly been related to finding bugs or quantifying errors. Here we also use verification for similar purposes but with a slight difference. We use the comparison between the golden reference and the output AF score as a form of error. Our golden here is the AF score, which was computed using a patch on the original frame. If the difference between the golden and output AF score is beyond a certain threshold then downscaling is reduced. This will deteriorate the memory requirements but the quality of video output will increase. If the AF output score is well within the reference golden, then we downscale the frame further to have an even higher memory performance without suffering a significant fall in quality of image. This helps in using the hardware resource much more efficiently. This checker scheme helps in automating the whole process of video scaling. If such a scheme is implemented in consumer devices, then the user does not have to bother about manually doing the video scaling. The algorithm will take this decision. This full scheme described is shown in figure 6. Here the blocks in blue are the functional blocks. The video scaler downscales an image. Autofocus model generates the score. It sort of quantifies the performance of the video scaler. The blocks in yellow form the verification pipeline. Here the checker block selects a small macro block from the original frame to have an initial golden estimate for the input frame. This serves as golden reference. This golden score is compared with the score generated by the AF block. Based on the comparison, a feedback (shown in red) is provided to the scaler block. This feedback can be either of the three: to reduce downscaling, to increase downscaling or to do nothing. This is the basic scheme that I developed in MatLab. In this scheme, the novelty is the way we use the concept of run-time verification, not in detecting bugs, but in selecting the performance of the Video Scaler. The proposed model was fully implemented in MatLab. The results are shown in experiments section ANALYZING CHECKER OUTPUT The dry run of the proposed scheme is shown in figure 7. The stats generated by the autofocus model are the outputs of various kernel functions that were used on the downscaled input frame. These stats are basically plots of score functions versus time frame. What is critical are the peaks detected in the stats. They should essentially be sharp enough for the hill-climbing algorithm to be able to detect them. The hill-climbing algorithm basically tells us the direction in which to move, to acquire the peak of the given functions. Hence if the peaks are not that strong and have a weak differential value, then the performance of the hillclimbing algorithm will suffer. Therefore when we mention that the checker model compares the golden reference versus the stats from downscaled frame, the checker model is essentially taking the difference Feedback selects Scaling VIDEO STREAM MACROBLOCK CHECKER BLOCK CHECKER FEEDBACK VIDEO SCALER USE FEEDBACK TO DECIDE OPTIMUM SCALING AUTO FOCUS MODULE COMPUTES STATS AS A PARAMETER TO QUANTIFY SCALING Figure 6: Proposed design model DECISION MODEL FEEDBACK Figure 7: Feedback from checker selects the downscaling parameter between these peaks and checking whether or not they are within a certain specified threshold level or not. It accordingly generates the feedback signal. Hence as we can see in figure 7, the stats generated for original frame have sharper peaks compared to the stats generated for the

4 downscaled frame. This is evident since for a full frame video, all the information for that frame is available. The surprising aspect of this work was that even when the frame was downscaled by up to 2 or even 4 levels, then also the autofocus performance evaluated by checker model was quite impressive. The full design was implemented in MatLab. The design implementation was split into five blocks. The video scaler was made up of two blocks. The autofocus model was split into three blocks for better modularity. In current design implementation about 200 flops would be required. In consumer-based models, about 400 to 600 flops would be required considering the fact that for better auto-focusing, we would need information from previous frames also. The checker model implemented would need about 50 to 70 flops. Since the checker model is actually a comparator with the threshold being provided as an input by the user. This input is used to compare the difference in autofocus scores for the golden and downscaled video frame. What is interesting is that the design model proposed is fully scalable, since the checker model will always be the same size irrespective of the input frame being provided to it. Hence for larger input frame sizes, the proportion of flops used by the checker model will be lesser when compared to the flops required by rest of the design. 5. EXPERIMENTS Several experiments were performed to test the robustness and quality of the proposed scheme. The checker-based scheme does have a good performance. The checker model keeps a tab on the focus quality and keeps changing the scaler formats so as to have the best focus possible. deciding on the kind of downscaling to be done. To get an idea of the comparisons being made, the statistics are first generated on full frames. Certain windows are marked out, on which autofocus scores are plotted. The plots shown in figure 9 are basically autofocus scores versus time. So suppose for a specific colored window we see a peak in Figure 8: Comparing outputs; Left: Original frame; Right: Downscaled frame In figure 8, the downscaled frame is compared to its corresponding original frame. The difference in quality can clearly be observed. This is based on the checker model Figure 9: Experimental results. Top: Video Frame showing the windows marked; Middle: autofocus stats on original full frame; Bottom: autofocus stats on input frame downscaled by 2

5 autofocus score at time frame t. That means that that window was best focused for time frame t. Ideally, this is what all scalers would generate, but having full input frame buffered requires one to have the ability to handle high traffic. Hence full frame stats are not used. These are initially used just once to get an initial estimate of the reference parameters, which will be used, as golden. Once the initial frame is processed, the golden reference is redefined in every iteration. In the figure 9, we use the initial frame. The windows are the ones that are being tracked across time frames by the checker model. The autofocus model accordingly generates stats for these windows so as to compute their score. The two plots shown in figure 9 show the stats that are generated. The middle plot in figure 9 shows the stats computed using full input frame. Hence it is evident to have such strong peaks since we have the complete information available for those specific windows in the full scale frame. In the second stats figure, results are generated for an input frame, which is downscaled by 2. On comparing both these stats we can easily see that the peaks in second set of results are much softer when compared to the former. Though the peaks are still quite well pronounced to have the hill climbing algorithm be successfully used. As confirmed by the experiments, the autofocus algorithm does a good job in detecting the peaks on a frame downscaled by 2 and 4 respectively. In figure 10, the performance of auto-focusing can clearly be appreciated. Image on left is the input frame in full scale. Image on right is the output from the autofocus model. The checker model here converged on suppose we have three sets to choose from when generating the autofocus stats. If we select the kernel functions in autofocus model used for generating the third stats set, then having a downscale by 2 would indeed be a problem. Since on comparing we can see that that for the third set of stats generated by the autofocus model, those generated for downscaled by 2 are not that good. Detecting a peak on the downscaled image using the third set of stats is simply not possible. Hence in such scenarios we will need to use the original frame. Though if the kernels are selected from amongst the ones used for generating the first or second set Figure 10: Left: Original window frame; Right: Video frame downscaled by 2. Downscaled image is visibly sharper downscaling by 2. The difference in quality focus is clearly evident in figure 10. Further results are presented below in figure 11, where the autofocus model computes three sets of stats using different kernel functions for each of these three stats. The window is shown in red in both the frames. The first set of stats is for the original frame, while the second set of stats is for the frame downscaled by 2. The important aspect to note here is the jitter introduced in the peaks because of the downscaling in the second set. So Figure 11: Top: Three sets of autofocus stats generated on input video frame downscaled by 2; Bottom: Same set of autofocus stats generated on full- scale input frame of stats, then having a downscaled by 2 input video frame is good enough and we would not need to use the original frame. So we also get to see here the benefits of working on a patch-type model. The output of autofocus from every

6 patch can then be combined to finally generate a full output image. Another advantage of having an automated decision model such as the checker block is when there is excessive motion in the video sequence. In this case having a fixed downscaled scheme or having a scheme where the user has to select the downscale factor is not a good scheme. Since when there is excessive motion, the user will have to keep changing the threshold of error. Or if the algorithm is not good enough it will simply keep falling back to full-scale input. We show in figure 12, the results that we got using our checker-based scheme. The input frames of a video sequence are artificially rotated in MatLab. It is true that such a discontinuous motion would probably not be possible in real-life scenarios, but this benchmark does help in testing the robustness of our approach. The face of the person in the photograph is targeted within the red window. The first set is having the original frame. In the second set we artificially rotate the frame by 90 degrees and then again generate the stats. Downscaling the input frame by 2 generates the stats shown. The first set of stats is good. A peak can easily be detected. The second of stats are completely random. Here it is impossible for any algorithm to detect any kind of a peak in such highly random stats. When detecting, the algorithm would most probably be trapped within a local maxima. In such a case, the autofocus score would fall much below the threshold, hence the checker model would automatically send a feedback to the scaler, to fall back onto the full frame definition. simplicity in its implementation lowers the probability of having any kind of bugs in the design. Lastly, I present Table 1, which shows a comparative analysis in terms of the number of clock cycles required. Higher the number of clock cycles required, higher will be the power consumed by component. Here we compare the complete pipeline of generating stats on full frame versus generating them on frame down scaled by four. The full frame is first read as input. Then the data is read in terms of parallel packets. The number of taps used in the polyphase filter determines the packet size. Then convolution is performed using the input frames. Finally we assume that the internal logic is having around 500 flip-flops. These calculations are shown in Table 1. The table shows that using a frame down-scaled by 4 clearly is about 16 times faster than when using full frame. Hence we end up using lower number of clock cycles. This essentially means we end up consuming lower power. Besides the improvement in power consumption, one can clearly observe that we also have a performance improvement. The full frame pipeline that initially took 8032M clock cycles, now only takes 502M clock cycles with the checker model being used in design. This is an improvement by almost 16 times. Full Frame Full Frame 1920x1080pix = 16MB Frame is down scaled by /4x1080/ 4pix= 1 MB Polyphase Input of Order 8 16 M clocks 1M clocks Convolution with Kernels functions 32 M clocks 2 M clocks Assume Design requires 500 flops 16M*500 = 8000M clocks 1M*500 = 500M clocks TOTAL 8032M clocks 502M clocks Figure 12: Top: Two sets of autofocus stats generated on frame downscaled by 2; Bottom: Same set of autofocus stats generated on input frame downscaled by 2 and rotated by 90 degrees Table 1: Power Consumption levels are shown in terms of clock cycles. Lower the clock cycles consumed, lower is the power consumption With all the results shown above, it clearly proves that our proposed model does indeed give a good performance. The novelties of this approach are that it is very effective, highly robust and also very simple to integrate. The 6. CONCLUSIONS In this project, we propose a design model integrating the video scaler and autofocus models along with a checker block. Up till now, checker blocks have always been used

7 for typical verification purposes such as detecting bugs, finding mismatches etc. In this project, we quantify the quality of focusing being done. This quantity is generated from the autofocus model. It is then compared with the golden reference. For our design, golden reference is the output of the autofocus module using the full frame video as an input. These two values are then compared and their difference is used as a form of error. The checker model that has been put in place compares this error with the threshold value that has been set. If the error goes beyond a certain threshold, then a feedback is sent to the scaler to reverse the downscaling on input video stream. This will help in maintaining the quality of focus on output image. If the error is well within the threshold, then a feedback is sent to the scaler to increase the downscaling. This will help in optimizing memory usage. As our experiments have clearly proven, this scheme works very well. Downscaling by 2 or 4 factors leads to a memory reduction up to 4 and 16 times respectively. Another added advantage of this scheme is in power consumption. It also helps in improving the performance of design. Reducing the memory requirements has an immediate impact of reducing the number of clock cycles required for full-pipeline. This means that with a downscaled image we can get an output in sufficiently lesser number of clocks than what we would have gotten had we been using the full video frame. When considering the reduction in clock cycles over a complete video sequence, the power conserved is indeed significant. Any amount of power conserved gives the device an added advantage of greater portability. In terms of future work, this checker-based methodology can be used in other parts of a video pipeline. The special characteristic of a video pipeline that differentiates it from other sub-systems is that we get qualitative errors in design. These errors will not generate wrong results in terms of incorrect data being inputted. Though these errors will have a visible impact on the output. Hence we need automated checking mechanisms to monitor certain key outputs so as to automatically change configuration of design. The checker- based model that was integrated in this pipeline can be made to monitor many aspects of the design besides the focusing content. An interesting way to use this checker model would be in estimating the maximum clock frequency at which the design can operate. It will be an interesting problem and indeed a most challenging one. 7. REFERENCES [1] Austin, T., Bertacco, V., Blaauw, D., and Mudge, T Opportunities and challenges for better than worst-case design. In Proceedings of the 2005 Asia and South Pacific Design Automation Conference (Shanghai, China, January 18-21, 2005). ASP-DAC '05. ACM, New York, NY [2] Dong Wang; Nanning Zheng; Pengju Ren; Kaifang Lu, "A new ringing detection based adaptive video scaler with parallel memory architecture," Industrial Electronics and Applications, ICIEA rd IEEE Conference, vol., no., pp , 3-5 June 2008 [3] Ramaswamy, A.; Nijim, Y.; Mikhael, W.B., "Polyphase implementation of a video scalar," Signals, Systems & Computers, Conference Record of the Thirty-First Asilomar Conference, vol.2, no., pp vol.2, 2-5 Nov 1997vol.2, no., 2-5 Nov 1997 [4] Baoxin Li; Chellappa, R.; Qinfen Zheng; Der, S.Z., "Modelbased temporal object verification using video," Image Processing, IEEE Transactions on, vol.10, no.6, pp , Jun 2001

A low-power portable H.264/AVC decoder using elastic pipeline

A low-power portable H.264/AVC decoder using elastic pipeline Chapter 3 A low-power portable H.64/AVC decoder using elastic pipeline Yoshinori Sakata, Kentaro Kawakami, Hiroshi Kawaguchi, Masahiko Graduate School, Kobe University, Kobe, Hyogo, 657-8507 Japan Email:

More information

Memory Efficient VLSI Architecture for QCIF to VGA Resolution Conversion

Memory Efficient VLSI Architecture for QCIF to VGA Resolution Conversion Memory Efficient VLSI Architecture for QCIF to VGA Resolution Conversion Asmar A Khan and Shahid Masud Department of Computer Science and Engineering Lahore University of Management Sciences Opp Sector-U,

More information

UNIVERSAL SPATIAL UP-SCALER WITH NONLINEAR EDGE ENHANCEMENT

UNIVERSAL SPATIAL UP-SCALER WITH NONLINEAR EDGE ENHANCEMENT UNIVERSAL SPATIAL UP-SCALER WITH NONLINEAR EDGE ENHANCEMENT Stefan Schiemenz, Christian Hentschel Brandenburg University of Technology, Cottbus, Germany ABSTRACT Spatial image resizing is an important

More information

An Improved Recursive and Non-recursive Comb Filter for DSP Applications

An Improved Recursive and Non-recursive Comb Filter for DSP Applications eonode Inc From the SelectedWorks of Dr. oita Teymouradeh, CEng. 2006 An Improved ecursive and on-recursive Comb Filter for DSP Applications oita Teymouradeh Masuri Othman Available at: https://works.bepress.com/roita_teymouradeh/4/

More information

International Journal of Engineering Research-Online A Peer Reviewed International Journal

International Journal of Engineering Research-Online A Peer Reviewed International Journal RESEARCH ARTICLE ISSN: 2321-7758 VLSI IMPLEMENTATION OF SERIES INTEGRATOR COMPOSITE FILTERS FOR SIGNAL PROCESSING MURALI KRISHNA BATHULA Research scholar, ECE Department, UCEK, JNTU Kakinada ABSTRACT The

More information

LUT Optimization for Memory Based Computation using Modified OMS Technique

LUT Optimization for Memory Based Computation using Modified OMS Technique LUT Optimization for Memory Based Computation using Modified OMS Technique Indrajit Shankar Acharya & Ruhan Bevi Dept. of ECE, SRM University, Chennai, India E-mail : indrajitac123@gmail.com, ruhanmady@yahoo.co.in

More information

Random Access Scan. Veeraraghavan Ramamurthy Dept. of Electrical and Computer Engineering Auburn University, Auburn, AL

Random Access Scan. Veeraraghavan Ramamurthy Dept. of Electrical and Computer Engineering Auburn University, Auburn, AL Random Access Scan Veeraraghavan Ramamurthy Dept. of Electrical and Computer Engineering Auburn University, Auburn, AL ramamve@auburn.edu Term Paper for ELEC 7250 (Spring 2005) Abstract: Random Access

More information

Automatic Projector Tilt Compensation System

Automatic Projector Tilt Compensation System Automatic Projector Tilt Compensation System Ganesh Ajjanagadde James Thomas Shantanu Jain October 30, 2014 1 Introduction Due to the advances in semiconductor technology, today s display projectors can

More information

Altera's 28-nm FPGAs Optimized for Broadcast Video Applications

Altera's 28-nm FPGAs Optimized for Broadcast Video Applications Altera's 28-nm FPGAs Optimized for Broadcast Video Applications WP-01163-1.0 White Paper This paper describes how Altera s 40-nm and 28-nm FPGAs are tailored to help deliver highly-integrated, HD studio

More information

Implementation of BIST Test Generation Scheme based on Single and Programmable Twisted Ring Counters

Implementation of BIST Test Generation Scheme based on Single and Programmable Twisted Ring Counters IOSR Journal of Mechanical and Civil Engineering (IOSR-JMCE) e-issn: 2278-1684, p-issn: 2320-334X Implementation of BIST Test Generation Scheme based on Single and Programmable Twisted Ring Counters N.Dilip

More information

SIC Vector Generation Using Test per Clock and Test per Scan

SIC Vector Generation Using Test per Clock and Test per Scan International Journal of Emerging Engineering Research and Technology Volume 2, Issue 8, November 2014, PP 84-89 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) SIC Vector Generation Using Test per Clock

More information

Module 8 VIDEO CODING STANDARDS. Version 2 ECE IIT, Kharagpur

Module 8 VIDEO CODING STANDARDS. Version 2 ECE IIT, Kharagpur Module 8 VIDEO CODING STANDARDS Lesson 24 MPEG-2 Standards Lesson Objectives At the end of this lesson, the students should be able to: 1. State the basic objectives of MPEG-2 standard. 2. Enlist the profiles

More information

Pattern Smoothing for Compressed Video Transmission

Pattern Smoothing for Compressed Video Transmission Pattern for Compressed Transmission Hugh M. Smith and Matt W. Mutka Department of Computer Science Michigan State University East Lansing, MI 48824-1027 {smithh,mutka}@cps.msu.edu Abstract: In this paper

More information

Optimization of Multi-Channel BCH Error Decoding for Common Cases. Russell Dill Master's Thesis Defense April 20, 2015

Optimization of Multi-Channel BCH Error Decoding for Common Cases. Russell Dill Master's Thesis Defense April 20, 2015 Optimization of Multi-Channel BCH Error Decoding for Common Cases Russell Dill Master's Thesis Defense April 20, 2015 Bose-Chaudhuri-Hocquenghem (BCH) BCH is an Error Correcting Code (ECC) and is used

More information

Low-Power Decimation Filter for 2.5 GHz Operation in Standard-Cell Implementation

Low-Power Decimation Filter for 2.5 GHz Operation in Standard-Cell Implementation Low-Power Decimation Filter for 2.5 GHz Operation in Standard-Cell Implementation Manfred Ley, Oleksandr Melnychenko Abstract A low-power decimation filter for very high-speed over-sampling analog to digital

More information

Skip Length and Inter-Starvation Distance as a Combined Metric to Assess the Quality of Transmitted Video

Skip Length and Inter-Starvation Distance as a Combined Metric to Assess the Quality of Transmitted Video Skip Length and Inter-Starvation Distance as a Combined Metric to Assess the Quality of Transmitted Video Mohamed Hassan, Taha Landolsi, Husameldin Mukhtar, and Tamer Shanableh College of Engineering American

More information

Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture No. # 29 Minimizing Switched Capacitance-III. (Refer

More information

The Development of a Synthetic Colour Test Image for Subjective and Objective Quality Assessment of Digital Codecs

The Development of a Synthetic Colour Test Image for Subjective and Objective Quality Assessment of Digital Codecs 2005 Asia-Pacific Conference on Communications, Perth, Western Australia, 3-5 October 2005. The Development of a Synthetic Colour Test Image for Subjective and Objective Quality Assessment of Digital Codecs

More information

Multiband Noise Reduction Component for PurePath Studio Portable Audio Devices

Multiband Noise Reduction Component for PurePath Studio Portable Audio Devices Multiband Noise Reduction Component for PurePath Studio Portable Audio Devices Audio Converters ABSTRACT This application note describes the features, operating procedures and control capabilities of a

More information

PICOSECOND TIMING USING FAST ANALOG SAMPLING

PICOSECOND TIMING USING FAST ANALOG SAMPLING PICOSECOND TIMING USING FAST ANALOG SAMPLING H. Frisch, J-F Genat, F. Tang, EFI Chicago, Tuesday 6 th Nov 2007 INTRODUCTION In the context of picosecond timing, analog detector pulse sampling in the 10

More information

Design of Fault Coverage Test Pattern Generator Using LFSR

Design of Fault Coverage Test Pattern Generator Using LFSR Design of Fault Coverage Test Pattern Generator Using LFSR B.Saritha M.Tech Student, Department of ECE, Dhruva Institue of Engineering & Technology. Abstract: A new fault coverage test pattern generator

More information

Colour Reproduction Performance of JPEG and JPEG2000 Codecs

Colour Reproduction Performance of JPEG and JPEG2000 Codecs Colour Reproduction Performance of JPEG and JPEG000 Codecs A. Punchihewa, D. G. Bailey, and R. M. Hodgson Institute of Information Sciences & Technology, Massey University, Palmerston North, New Zealand

More information

CHAPTER 6 DESIGN OF HIGH SPEED COUNTER USING PIPELINING

CHAPTER 6 DESIGN OF HIGH SPEED COUNTER USING PIPELINING 149 CHAPTER 6 DESIGN OF HIGH SPEED COUNTER USING PIPELINING 6.1 INTRODUCTION Counters act as important building blocks of fast arithmetic circuits used for frequency division, shifting operation, digital

More information

Hardware Implementation for the HEVC Fractional Motion Estimation Targeting Real-Time and Low-Energy

Hardware Implementation for the HEVC Fractional Motion Estimation Targeting Real-Time and Low-Energy Hardware Implementation for the HEVC Fractional Motion Estimation Targeting Real-Time and Low-Energy Vladimir Afonso 1-2, Henrique Maich 1, Luan Audibert 1, Bruno Zatt 1, Marcelo Porto 1, Luciano Agostini

More information

Guidance For Scrambling Data Signals For EMC Compliance

Guidance For Scrambling Data Signals For EMC Compliance Guidance For Scrambling Data Signals For EMC Compliance David Norte, PhD. Abstract s can be used to help mitigate the radiated emissions from inherently periodic data signals. A previous paper [1] described

More information

ADE Assembler Flow for Rapid Design of High-Speed Low-Power Circuits

ADE Assembler Flow for Rapid Design of High-Speed Low-Power Circuits DEPARTMENT OF INFORMATION TECHNOLOGY IDLab ADE Assembler Flow for Rapid Design of High-Speed Low-Power Circuits Wouter Soenen, Bart Moeneclaey, Xin Yin and Johan Bauwelinck High-speed and low-power circuit

More information

MPEGTool: An X Window Based MPEG Encoder and Statistics Tool 1

MPEGTool: An X Window Based MPEG Encoder and Statistics Tool 1 MPEGTool: An X Window Based MPEG Encoder and Statistics Tool 1 Toshiyuki Urabe Hassan Afzal Grace Ho Pramod Pancha Magda El Zarki Department of Electrical Engineering University of Pennsylvania Philadelphia,

More information

ATSC Standard: Video Watermark Emission (A/335)

ATSC Standard: Video Watermark Emission (A/335) ATSC Standard: Video Watermark Emission (A/335) Doc. A/335:2016 20 September 2016 Advanced Television Systems Committee 1776 K Street, N.W. Washington, D.C. 20006 202-872-9160 i The Advanced Television

More information

Format Conversion Design Challenges for Real-Time Software Implementations

Format Conversion Design Challenges for Real-Time Software Implementations Format Conversion Design Challenges for Real-Time Software Implementations Rick Post AgileVision Michael Isnardi, Stuart Perlman Sarnoff Corporation October 20, 2000 DTV Challenges DTV has provided the

More information

Innovative Fast Timing Design

Innovative Fast Timing Design Innovative Fast Timing Design Solution through Simultaneous Processing of Logic Synthesis and Placement A new design methodology is now available that offers the advantages of enhanced logical design efficiency

More information

Motion Video Compression

Motion Video Compression 7 Motion Video Compression 7.1 Motion video Motion video contains massive amounts of redundant information. This is because each image has redundant information and also because there are very few changes

More information

An Improved Hardware Implementation of the Grain-128a Stream Cipher

An Improved Hardware Implementation of the Grain-128a Stream Cipher An Improved Hardware Implementation of the Grain-128a Stream Cipher Shohreh Sharif Mansouri and Elena Dubrova Department of Electronic Systems Royal Institute of Technology (KTH), Stockholm Email:{shsm,dubrova}@kth.se

More information

InSync White Paper : Achieving optimal conversions in UHDTV workflows April 2015

InSync White Paper : Achieving optimal conversions in UHDTV workflows April 2015 InSync White Paper : Achieving optimal conversions in UHDTV workflows April 2015 Abstract - UHDTV 120Hz workflows require careful management of content at existing formats and frame rates, into and out

More information

Co-simulation Techniques for Mixed Signal Circuits

Co-simulation Techniques for Mixed Signal Circuits Co-simulation Techniques for Mixed Signal Circuits Tudor Timisescu Technische Universität München Abstract As designs grow more and more complex, there is increasing effort spent on verification. Most

More information

Modifying the Scan Chains in Sequential Circuit to Reduce Leakage Current

Modifying the Scan Chains in Sequential Circuit to Reduce Leakage Current IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 3, Issue 1 (Sep. Oct. 2013), PP 01-09 e-issn: 2319 4200, p-issn No. : 2319 4197 Modifying the Scan Chains in Sequential Circuit to Reduce Leakage

More information

Advanced Techniques for Spurious Measurements with R&S FSW-K50 White Paper

Advanced Techniques for Spurious Measurements with R&S FSW-K50 White Paper Advanced Techniques for Spurious Measurements with R&S FSW-K50 White Paper Products: ı ı R&S FSW R&S FSW-K50 Spurious emission search with spectrum analyzers is one of the most demanding measurements in

More information

Free Viewpoint Switching in Multi-view Video Streaming Using. Wyner-Ziv Video Coding

Free Viewpoint Switching in Multi-view Video Streaming Using. Wyner-Ziv Video Coding Free Viewpoint Switching in Multi-view Video Streaming Using Wyner-Ziv Video Coding Xun Guo 1,, Yan Lu 2, Feng Wu 2, Wen Gao 1, 3, Shipeng Li 2 1 School of Computer Sciences, Harbin Institute of Technology,

More information

Region Adaptive Unsharp Masking based DCT Interpolation for Efficient Video Intra Frame Up-sampling

Region Adaptive Unsharp Masking based DCT Interpolation for Efficient Video Intra Frame Up-sampling International Conference on Electronic Design and Signal Processing (ICEDSP) 0 Region Adaptive Unsharp Masking based DCT Interpolation for Efficient Video Intra Frame Up-sampling Aditya Acharya Dept. of

More information

Compressed-Sensing-Enabled Video Streaming for Wireless Multimedia Sensor Networks Abstract:

Compressed-Sensing-Enabled Video Streaming for Wireless Multimedia Sensor Networks Abstract: Compressed-Sensing-Enabled Video Streaming for Wireless Multimedia Sensor Networks Abstract: This article1 presents the design of a networked system for joint compression, rate control and error correction

More information

Dual frame motion compensation for a rate switching network

Dual frame motion compensation for a rate switching network Dual frame motion compensation for a rate switching network Vijay Chellappa, Pamela C. Cosman and Geoffrey M. Voelker Dept. of Electrical and Computer Engineering, Dept. of Computer Science and Engineering

More information

ONE SENSOR MICROPHONE ARRAY APPLICATION IN SOURCE LOCALIZATION. Hsin-Chu, Taiwan

ONE SENSOR MICROPHONE ARRAY APPLICATION IN SOURCE LOCALIZATION. Hsin-Chu, Taiwan ICSV14 Cairns Australia 9-12 July, 2007 ONE SENSOR MICROPHONE ARRAY APPLICATION IN SOURCE LOCALIZATION Percy F. Wang 1 and Mingsian R. Bai 2 1 Southern Research Institute/University of Alabama at Birmingham

More information

A Low Power Delay Buffer Using Gated Driver Tree

A Low Power Delay Buffer Using Gated Driver Tree IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) ISSN: 2319 4200, ISBN No. : 2319 4197 Volume 1, Issue 4 (Nov. - Dec. 2012), PP 26-30 A Low Power Delay Buffer Using Gated Driver Tree Kokkilagadda

More information

A High Performance VLSI Architecture with Half Pel and Quarter Pel Interpolation for A Single Frame

A High Performance VLSI Architecture with Half Pel and Quarter Pel Interpolation for A Single Frame I J C T A, 9(34) 2016, pp. 673-680 International Science Press A High Performance VLSI Architecture with Half Pel and Quarter Pel Interpolation for A Single Frame K. Priyadarshini 1 and D. Jackuline Moni

More information

ECE 5765 Modern Communication Fall 2005, UMD Experiment 10: PRBS Messages, Eye Patterns & Noise Simulation using PRBS

ECE 5765 Modern Communication Fall 2005, UMD Experiment 10: PRBS Messages, Eye Patterns & Noise Simulation using PRBS ECE 5765 Modern Communication Fall 2005, UMD Experiment 10: PRBS Messages, Eye Patterns & Noise Simulation using PRBS modules basic: SEQUENCE GENERATOR, TUNEABLE LPF, ADDER, BUFFER AMPLIFIER extra basic:

More information

VIDEO 2D SCALER. User Guide. 10/2014 Capital Microelectronics, Inc. China

VIDEO 2D SCALER. User Guide. 10/2014 Capital Microelectronics, Inc. China VIDEO 2D SCALER User Guide 10/2014 Capital Microelectronics, Inc. China Contents Contents... 2 1 Introduction... 3 2 Function Description... 4 2.1 Overview... 4 2.2 Function... 7 2.3 I/O Description...

More information

Keywords Xilinx ISE, LUT, FIR System, SDR, Spectrum- Sensing, FPGA, Memory- optimization, A-OMS LUT.

Keywords Xilinx ISE, LUT, FIR System, SDR, Spectrum- Sensing, FPGA, Memory- optimization, A-OMS LUT. An Advanced and Area Optimized L.U.T Design using A.P.C. and O.M.S K.Sreelakshmi, A.Srinivasa Rao Department of Electronics and Communication Engineering Nimra College of Engineering and Technology Krishna

More information

UG0651 User Guide. Scaler. February2018

UG0651 User Guide. Scaler. February2018 UG0651 User Guide Scaler February2018 Contents 1 Revision History... 1 1.1 Revision 5.0... 1 1.2 Revision 4.0... 1 1.3 Revision 3.0... 1 1.4 Revision 2.0... 1 1.5 Revision 1.0... 1 2 Introduction... 2

More information

data and is used in digital networks and storage devices. CRC s are easy to implement in binary

data and is used in digital networks and storage devices. CRC s are easy to implement in binary Introduction Cyclic redundancy check (CRC) is an error detecting code designed to detect changes in transmitted data and is used in digital networks and storage devices. CRC s are easy to implement in

More information

Film Grain Technology

Film Grain Technology Film Grain Technology Hollywood Post Alliance February 2006 Jeff Cooper jeff.cooper@thomson.net What is Film Grain? Film grain results from the physical granularity of the photographic emulsion Film grain

More information

Reduced complexity MPEG2 video post-processing for HD display

Reduced complexity MPEG2 video post-processing for HD display Downloaded from orbit.dtu.dk on: Dec 17, 2017 Reduced complexity MPEG2 video post-processing for HD display Virk, Kamran; Li, Huiying; Forchhammer, Søren Published in: IEEE International Conference on

More information

Matching Components (minidsp_a) Description. 4x Decimation (Stereo) 4x Decimation (Mono) MonoDec4xIn. 2x Decimation (Stereo) 2x Decimation (Mono)

Matching Components (minidsp_a) Description. 4x Decimation (Stereo) 4x Decimation (Mono) MonoDec4xIn. 2x Decimation (Stereo) 2x Decimation (Mono) Interpolator Overview The first component of any process flow is the Framework. After that the user may determine that interpolation and/or decimation filters are required in their design. The following

More information

17 October About H.265/HEVC. Things you should know about the new encoding.

17 October About H.265/HEVC. Things you should know about the new encoding. 17 October 2014 About H.265/HEVC. Things you should know about the new encoding Axis view on H.265/HEVC > Axis wants to see appropriate performance improvement in the H.265 technology before start rolling

More information

What is the history and background of the auto cal feature?

What is the history and background of the auto cal feature? What is the history and background of the auto cal feature? With the launch of our 2016 OLED products, we started receiving requests from professional content creators who were buying our OLED TVs for

More information

DDC and DUC Filters in SDR platforms

DDC and DUC Filters in SDR platforms Conference on Advances in Communication and Control Systems 2013 (CAC2S 2013) DDC and DUC Filters in SDR platforms RAVI KISHORE KODALI Department of E and C E, National Institute of Technology, Warangal,

More information

Pre-processing of revolution speed data in ArtemiS SUITE 1

Pre-processing of revolution speed data in ArtemiS SUITE 1 03/18 in ArtemiS SUITE 1 Introduction 1 TTL logic 2 Sources of error in pulse data acquisition 3 Processing of trigger signals 5 Revolution speed acquisition with complex pulse patterns 7 Introduction

More information

Audio and Video II. Video signal +Color systems Motion estimation Video compression standards +H.261 +MPEG-1, MPEG-2, MPEG-4, MPEG- 7, and MPEG-21

Audio and Video II. Video signal +Color systems Motion estimation Video compression standards +H.261 +MPEG-1, MPEG-2, MPEG-4, MPEG- 7, and MPEG-21 Audio and Video II Video signal +Color systems Motion estimation Video compression standards +H.261 +MPEG-1, MPEG-2, MPEG-4, MPEG- 7, and MPEG-21 1 Video signal Video camera scans the image by following

More information

Performance Driven Reliable Link Design for Network on Chips

Performance Driven Reliable Link Design for Network on Chips Performance Driven Reliable Link Design for Network on Chips Rutuparna Tamhankar Srinivasan Murali Prof. Giovanni De Micheli Stanford University Outline Introduction Objective Logic design and implementation

More information

Weighted Random and Transition Density Patterns For Scan-BIST

Weighted Random and Transition Density Patterns For Scan-BIST Weighted Random and Transition Density Patterns For Scan-BIST Farhana Rashid Intel Corporation 1501 S. Mo-Pac Expressway, Suite 400 Austin, TX 78746 USA Email: farhana.rashid@intel.com Vishwani Agrawal

More information

Fault Detection And Correction Using MLD For Memory Applications

Fault Detection And Correction Using MLD For Memory Applications Fault Detection And Correction Using MLD For Memory Applications Jayasanthi Sambbandam & G. Jose ECE Dept. Easwari Engineering College, Ramapuram E-mail : shanthisindia@yahoo.com & josejeyamani@gmail.com

More information

OF AN ADVANCED LUT METHODOLOGY BASED FIR FILTER DESIGN PROCESS

OF AN ADVANCED LUT METHODOLOGY BASED FIR FILTER DESIGN PROCESS IMPLEMENTATION OF AN ADVANCED LUT METHODOLOGY BASED FIR FILTER DESIGN PROCESS 1 G. Sowmya Bala 2 A. Rama Krishna 1 PG student, Dept. of ECM. K.L.University, Vaddeswaram, A.P, India, 2 Assistant Professor,

More information

SYNCHRONOUS DERIVED CLOCK AND SYNTHESIS OF LOW POWER SEQUENTIAL CIRCUITS *

SYNCHRONOUS DERIVED CLOCK AND SYNTHESIS OF LOW POWER SEQUENTIAL CIRCUITS * SYNCHRONOUS DERIVED CLOCK AND SYNTHESIS OF LOW POWER SEUENTIAL CIRCUITS * Wu Xunwei (Department of Electronic Engineering Hangzhou University Hangzhou 328) ing Wu Massoud Pedram (Department of Electrical

More information

Powerful Software Tools and Methods to Accelerate Test Program Development A Test Systems Strategies, Inc. (TSSI) White Paper.

Powerful Software Tools and Methods to Accelerate Test Program Development A Test Systems Strategies, Inc. (TSSI) White Paper. Powerful Software Tools and Methods to Accelerate Test Program Development A Test Systems Strategies, Inc. (TSSI) White Paper Abstract Test costs have now risen to as much as 50 percent of the total manufacturing

More information

MIPI D-PHY Bandwidth Matrix Table User Guide. UG110 Version 1.0, June 2015

MIPI D-PHY Bandwidth Matrix Table User Guide. UG110 Version 1.0, June 2015 UG110 Version 1.0, June 2015 Introduction MIPI D-PHY Bandwidth Matrix Table User Guide As we move from the world of standard-definition to the high-definition and ultra-high-definition, the common parallel

More information

Understanding PQR, DMOS, and PSNR Measurements

Understanding PQR, DMOS, and PSNR Measurements Understanding PQR, DMOS, and PSNR Measurements Introduction Compression systems and other video processing devices impact picture quality in various ways. Consumers quality expectations continue to rise

More information

SWITCHED INFINITY: SUPPORTING AN INFINITE HD LINEUP WITH SDV

SWITCHED INFINITY: SUPPORTING AN INFINITE HD LINEUP WITH SDV SWITCHED INFINITY: SUPPORTING AN INFINITE HD LINEUP WITH SDV First Presented at the SCTE Cable-Tec Expo 2010 John Civiletto, Executive Director of Platform Architecture. Cox Communications Ludovic Milin,

More information

How to Manage Video Frame- Processing Time Deviations in ASIC and SOC Video Processors

How to Manage Video Frame- Processing Time Deviations in ASIC and SOC Video Processors WHITE PAPER How to Manage Video Frame- Processing Time Deviations in ASIC and SOC Video Processors Some video frames take longer to process than others because of the nature of digital video compression.

More information

System Quality Indicators

System Quality Indicators Chapter 2 System Quality Indicators The integration of systems on a chip, has led to a revolution in the electronic industry. Large, complex system functions can be integrated in a single IC, paving the

More information

REDUCING DYNAMIC POWER BY PULSED LATCH AND MULTIPLE PULSE GENERATOR IN CLOCKTREE

REDUCING DYNAMIC POWER BY PULSED LATCH AND MULTIPLE PULSE GENERATOR IN CLOCKTREE Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 3, Issue. 5, May 2014, pg.210

More information

An Overview of Video Coding Algorithms

An Overview of Video Coding Algorithms An Overview of Video Coding Algorithms Prof. Ja-Ling Wu Department of Computer Science and Information Engineering National Taiwan University Video coding can be viewed as image compression with a temporal

More information

Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ)

Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ) Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ) Authors: Tom Palkert: MoSys Jeff Trombley, Haoli Qian: Credo Date: Dec. 4 2014 Presented: IEEE 802.3bs electrical interface

More information

Lab 6: Edge Detection in Image and Video

Lab 6: Edge Detection in Image and Video http://www.comm.utoronto.ca/~dkundur/course/real-time-digital-signal-processing/ Page 1 of 1 Lab 6: Edge Detection in Image and Video Professor Deepa Kundur Objectives of this Lab This lab introduces students

More information

Power Optimization by Using Multi-Bit Flip-Flops

Power Optimization by Using Multi-Bit Flip-Flops Volume-4, Issue-5, October-2014, ISSN No.: 2250-0758 International Journal of Engineering and Management Research Page Number: 194-198 Power Optimization by Using Multi-Bit Flip-Flops D. Hazinayab 1, K.

More information

A video signal processor for motioncompensated field-rate upconversion in consumer television

A video signal processor for motioncompensated field-rate upconversion in consumer television A video signal processor for motioncompensated field-rate upconversion in consumer television B. De Loore, P. Lippens, P. Eeckhout, H. Huijgen, A. Löning, B. McSweeney, M. Verstraelen, B. Pham, G. de Haan,

More information

Torsional vibration analysis in ArtemiS SUITE 1

Torsional vibration analysis in ArtemiS SUITE 1 02/18 in ArtemiS SUITE 1 Introduction 1 Revolution speed information as a separate analog channel 1 Revolution speed information as a digital pulse channel 2 Proceeding and general notes 3 Application

More information

6.UAP Project. FunPlayer: A Real-Time Speed-Adjusting Music Accompaniment System. Daryl Neubieser. May 12, 2016

6.UAP Project. FunPlayer: A Real-Time Speed-Adjusting Music Accompaniment System. Daryl Neubieser. May 12, 2016 6.UAP Project FunPlayer: A Real-Time Speed-Adjusting Music Accompaniment System Daryl Neubieser May 12, 2016 Abstract: This paper describes my implementation of a variable-speed accompaniment system that

More information

Leakage Current Reduction in Sequential Circuits by Modifying the Scan Chains

Leakage Current Reduction in Sequential Circuits by Modifying the Scan Chains eakage Current Reduction in Sequential s by Modifying the Scan Chains Afshin Abdollahi University of Southern California (3) 592-3886 afshin@usc.edu Farzan Fallah Fujitsu aboratories of America (48) 53-4544

More information

Constant Bit Rate for Video Streaming Over Packet Switching Networks

Constant Bit Rate for Video Streaming Over Packet Switching Networks International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) Constant Bit Rate for Video Streaming Over Packet Switching Networks Mr. S. P.V Subba rao 1, Y. Renuka Devi 2 Associate professor

More information

Module 8 VIDEO CODING STANDARDS. Version 2 ECE IIT, Kharagpur

Module 8 VIDEO CODING STANDARDS. Version 2 ECE IIT, Kharagpur Module 8 VIDEO CODING STANDARDS Lesson 27 H.264 standard Lesson Objectives At the end of this lesson, the students should be able to: 1. State the broad objectives of the H.264 standard. 2. List the improved

More information

Hardware Implementation of Viterbi Decoder for Wireless Applications

Hardware Implementation of Viterbi Decoder for Wireless Applications Hardware Implementation of Viterbi Decoder for Wireless Applications Bhupendra Singh 1, Sanjeev Agarwal 2 and Tarun Varma 3 Deptt. of Electronics and Communication Engineering, 1 Amity School of Engineering

More information

Optimization of memory based multiplication for LUT

Optimization of memory based multiplication for LUT Optimization of memory based multiplication for LUT V. Hari Krishna *, N.C Pant ** * Guru Nanak Institute of Technology, E.C.E Dept., Hyderabad, India ** Guru Nanak Institute of Technology, Prof & Head,

More information

A Transaction-Oriented UVM-based Library for Verification of Analog Behavior

A Transaction-Oriented UVM-based Library for Verification of Analog Behavior A Transaction-Oriented UVM-based Library for Verification of Analog Behavior IEEE ASP-DAC 2014 Alexander W. Rath 1 Agenda Introduction Idea of Analog Transactions Constraint Random Analog Stimulus Monitoring

More information

IG Discovery for FDX DOCSIS

IG Discovery for FDX DOCSIS IG Discovery for FDX DOCSIS A Technical paper prepared for SCTE/ISBE by Tong Liu Principal Engineer, Office of the CTO Cisco Systems Inc. 300 Beaver Brook Road, Boxborough, Massachusetts 01719, United

More information

VLSI IEEE Projects Titles LeMeniz Infotech

VLSI IEEE Projects Titles LeMeniz Infotech VLSI IEEE Projects Titles -2019 LeMeniz Infotech 36, 100 feet Road, Natesan Nagar(Near Indira Gandhi Statue and Next to Fish-O-Fish), Pondicherry-605 005 Web : www.ieeemaster.com / www.lemenizinfotech.com

More information

Chapter 10 Basic Video Compression Techniques

Chapter 10 Basic Video Compression Techniques Chapter 10 Basic Video Compression Techniques 10.1 Introduction to Video compression 10.2 Video Compression with Motion Compensation 10.3 Video compression standard H.261 10.4 Video compression standard

More information

ESE (ESE534): Computer Organization. Last Time. Today. Last Time. Align Data / Balance Paths. Retiming in the Large

ESE (ESE534): Computer Organization. Last Time. Today. Last Time. Align Data / Balance Paths. Retiming in the Large ESE680-002 (ESE534): Computer Organization Day 20: March 28, 2007 Retiming 2: Structures and Balance Last Time Saw how to formulate and automate retiming: start with network calculate minimum achievable

More information

Power Reduction Techniques for a Spread Spectrum Based Correlator

Power Reduction Techniques for a Spread Spectrum Based Correlator Power Reduction Techniques for a Spread Spectrum Based Correlator David Garrett (garrett@virginia.edu) and Mircea Stan (mircea@virginia.edu) Center for Semicustom Integrated Systems University of Virginia

More information

Design on CIC interpolator in Model Simulator

Design on CIC interpolator in Model Simulator Design on CIC interpolator in Model Simulator Manjunathachari k.b 1, Divya Prabha 2, Dr. M Z Kurian 3 M.Tech [VLSI], Sri Siddhartha Institute of Technology, Tumkur, Karnataka, India 1 Asst. Professor,

More information

CS184a: Computer Architecture (Structures and Organization) Last Time

CS184a: Computer Architecture (Structures and Organization) Last Time CS184a: Computer Architecture (Structures and Organization) Day16: November 15, 2000 Retiming Structures Caltech CS184a Fall2000 -- DeHon 1 Last Time Saw how to formulate and automate retiming: start with

More information

Digital Audio Design Validation and Debugging Using PGY-I2C

Digital Audio Design Validation and Debugging Using PGY-I2C Digital Audio Design Validation and Debugging Using PGY-I2C Debug the toughest I 2 S challenges, from Protocol Layer to PHY Layer to Audio Content Introduction Today s digital systems from the Digital

More information

Design & Simulation of 128x Interpolator Filter

Design & Simulation of 128x Interpolator Filter Design & Simulation of 128x Interpolator Filter Rahul Sinha 1, Sonika 2 1 Dept. of Electronics & Telecommunication, CSIT, DURG, CG, INDIA rsinha.vlsieng@gmail.com 2 Dept. of Information Technology, CSIT,

More information

COPY RIGHT. To Secure Your Paper As Per UGC Guidelines We Are Providing A Electronic Bar Code

COPY RIGHT. To Secure Your Paper As Per UGC Guidelines We Are Providing A Electronic Bar Code COPY RIGHT 2018IJIEMR.Personal use of this material is permitted. Permission from IJIEMR must be obtained for all other uses, in any current or future media, including reprinting/republishing this material

More information

Introduction to GRIP. The GRIP user interface consists of 4 parts:

Introduction to GRIP. The GRIP user interface consists of 4 parts: Introduction to GRIP GRIP is a tool for developing computer vision algorithms interactively rather than through trial and error coding. After developing your algorithm you may run GRIP in headless mode

More information

RFI MITIGATING RECEIVER BACK-END FOR RADIOMETERS

RFI MITIGATING RECEIVER BACK-END FOR RADIOMETERS RFI MITIGATING RECEIVER BACK-END FOR RADIOMETERS Phaneendra Bikkina 1, Qingjun Fan 2, Wenlan Wu 1, Jinghong Chen 2 and Esko Mikkola 1 1 Alphacore, Inc., 2 University of Houston 2017 CASPER Workshop Pasadena,

More information

Joint Optimization of Source-Channel Video Coding Using the H.264/AVC encoder and FEC Codes. Digital Signal and Image Processing Lab

Joint Optimization of Source-Channel Video Coding Using the H.264/AVC encoder and FEC Codes. Digital Signal and Image Processing Lab Joint Optimization of Source-Channel Video Coding Using the H.264/AVC encoder and FEC Codes Digital Signal and Image Processing Lab Simone Milani Ph.D. student simone.milani@dei.unipd.it, Summer School

More information

Design of BIST with Low Power Test Pattern Generator

Design of BIST with Low Power Test Pattern Generator IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 4, Issue 5, Ver. II (Sep-Oct. 2014), PP 30-39 e-issn: 2319 4200, p-issn No. : 2319 4197 Design of BIST with Low Power Test Pattern Generator

More information

International Journal of Emerging Technologies in Computational and Applied Sciences (IJETCAS)

International Journal of Emerging Technologies in Computational and Applied Sciences (IJETCAS) International Association of Scientific Innovation and Research (IASIR) (An Association Unifying the Sciences, Engineering, and Applied Research) International Journal of Emerging Technologies in Computational

More information

Case Study: Can Video Quality Testing be Scripted?

Case Study: Can Video Quality Testing be Scripted? 1566 La Pradera Dr Campbell, CA 95008 www.videoclarity.com 408-379-6952 Case Study: Can Video Quality Testing be Scripted? Bill Reckwerdt, CTO Video Clarity, Inc. Version 1.0 A Video Clarity Case Study

More information

COMP 249 Advanced Distributed Systems Multimedia Networking. Video Compression Standards

COMP 249 Advanced Distributed Systems Multimedia Networking. Video Compression Standards COMP 9 Advanced Distributed Systems Multimedia Networking Video Compression Standards Kevin Jeffay Department of Computer Science University of North Carolina at Chapel Hill jeffay@cs.unc.edu September,

More information

Digital Video Engineering Professional Certification Competencies

Digital Video Engineering Professional Certification Competencies Digital Video Engineering Professional Certification Competencies I. Engineering Management and Professionalism A. Demonstrate effective problem solving techniques B. Describe processes for ensuring realistic

More information

Design of an Area-Efficient Interpolated FIR Filter Based on LUT Partitioning

Design of an Area-Efficient Interpolated FIR Filter Based on LUT Partitioning Design of an Area-Efficient Interpolated FIR Filter Based on LUT Partitioning This paper describes the design of an area-efficient interpolation FIR filter with partitioned lookup table (LUT) structure.

More information