VIDEO 2D SCALER. User Guide. 10/2014 Capital Microelectronics, Inc. China
|
|
- Avice Blair
- 6 years ago
- Views:
Transcription
1 VIDEO 2D SCALER User Guide 10/2014 Capital Microelectronics, Inc. China
2 Contents Contents Introduction Function Description Overview Function I/O Description I/O timing Register configure Usage guide Getting started Video_2d_scaler configure Video_2d_scaler application note Resource usage and performance analysis Generate File Directory Structure
3 1 Introduction The purpose of this document is to describe the user guide of CME s video_2d_scaler. The scaler is used to resize video. The video_2d_scaler IP is used to change output video size with same frame rate as input. It converts video signals from one display resolution to another. Typically, scalers are used to convert a signal from a lower resolution (such as 480p standard definition) to a higher resolution (such as 1080p high definition), a process known as "up conversion" or "upscaling" (by contrast, converting from high to low resolution is known as "down conversion" or "downscaling"). Video scalers are typically used in consumer electronics devices such as digital televisions, medical imaging, video surveillance, video conferencing,video game consoles, and DVD or Blu-ray disc players. The scalers are often combined with other video processing devices or algorithms to create a video processor that improves the apparent definition of video signals. The CME video_2d_scaler has following features: (1) Supports video up and down scaling. (2) Supports YCbCr 444, RGB video format, data width can be configured from 8 bits to 10 bits. (3) Supports standard video scaler upto 1920x1080, such as 480P, 576P, 720P, 1080P and other PC signal. (4) Supports configurable video scaler algorithm, including nearest,, lanczos or user defined. (5) Supports max 4x4 tapes poly-phase filter with 256x4 orders coefficients. (6) Configurable scaler factor, scaler initial phase. (7) Vertical and horizontal scaler share with same filter coefficients rom. (8) CME s EMB is used as video data and coefficients buffer, no external memory is needed. Device family support: CME-M5, CME-M7, CME-HR3 3
4 2 Function Description 2.1 Overview The scaler uses pixels interpolation for resize. Shown as Figure 2-1, it is scaler pixel input and output diagram. The horizontal direction is video columns and the vertical direction is video rows. The scaler output pixels are space interpolated by scaler input pixels. scaler output pixel scaler input pixel Figure 2-1 diagram of video scaler input and output pixel We assume the space distance of input two continuing pixels or lines is 1, the space distance of output two continuing pixels or lines is calculated as Equation 2-1 and Equation 2-2. scaler houtstep = scaler in hw 1 scaler outhw 1 Equation 2-1 horizontal scaler space step calculation scaler voutstep = scaler invw 1 scaler out vw 1 Equation 2-2 vertical scaler space step calculation Here, scaler houtstep is horizontal scaler output pixel space distance, scaler inhw is horizontal scaler input pixel width, scaler outhw is horizontal scaler output pixel width, scaler voutstep is vertical scaler output line space distance, scaler invw is vertical scaler input line width, scaler outvw is vertical scaler output line width. Scaling with nearest neighbor algorithm 4
5 neighbor is a simple method of multivariate interpolation. The nearest neighbor algorithm selects the value of the nearest point and does not consider the values of neighboring points at all, yielding a piecewise-constant interpolant. This algorithm generates visible jagged edges in the high frequency part of output image. But it requires no DSP blocks, and uses fewer logic elements than the other methods. The interpolation value is calculated as Equation 2-3. scaler outpixel (i, j) = scaler inpixel (m, n) Equation 2-3 nearest neighbor interpolation calculation Here, scaler outpixel (i, j) is scaler output pixel value, i range is(0, scaler outvw ), j range is(0, scaler outhw ). scaler inpixel (m, n) is scaler input pixel value, m range is(0, scaler invw ), n range is(0, scaler inhw ) and i j m = integer [ scaler vout step ], n = integer [ scaler hout step ] 0 0 Shown as Figure 2-2, it is method diagram of nearest neighbor interpolation. For example, we have scaler hout step = 0.8, scaler = 0.7, i = 0, j = 0, so m = 1, n = 1, the interpolation pixel value voutstep scaler outpixel (0,0) = scaler inpixel (1,1). 0_0 0_1 1_0 1_1 Figure 2-2 method diagram of nearest neighbor interpolation Scaling with algorithm The algorithm performs linear interpolation first in one direction using two pixels, and then again in the other direction using two pixels. It has good performance than nearest neighbor especially on image edge part, but it also lost some high frequency information on image edge. The interpolation value is calculated by 2x2 taps interpolation as Equation 2-4. scaler outpixel (i, j) = (scaler inpixel (m, n) (1 W(m)) + scaler inpixel (m + 1, n) W(m)) (1 W(n)) + (scaler inpixel (m, n + 1) (1 W(m)) + scaler inpixel (m + 1, n + 1) W(m)) W(n) Equation 2-4 interpolation calculation Here, scaler outpixel (i, j) is scaler output pixel value, i range is(0, scaler outvw ), j range is(0, scaler outhw ). scaler inpixel (m, n) is scaler input pixel value, m range is(0, scaler invw ), n range is(0, scaler inhw ) and 5
6 i j m = integer [ scaler vout ], n = integer [ scaler step hout ] step 0 0 i j W(m) = fraction [ scaler vout ], W(n) = fraction [ scaler step hout ] step 0 0 Shown as Figure 2-3, it is method diagram of interpolation. For example, we have scaler hout step = 0.8, scaler vout = 0.7, i = 1, j = 1, so m = 1, n = 1, W(m) = 0.7, W(n) = 0.8 the interpolation pixel step value scaler outpixel (1,1) = ((scaler inpixel (1,1) scaler inpixel (2,1) 0.7)) ((scaler inpixel (1,2) scaler inpixel (2,2) 0.7)) 0.8 0_0 0_1 1_0 1_1 Figure 2-3 method diagram of interpolation Scaling with lanczos algorithm The lanczos algorithm performs better performance than linear interpolation. The module uses 4x4 taps for vertical and horizontal direction interpolation. The interpolation of this algorithm is shown as l=2 k=2 scaler outpixel (i, j) = ( scaler inpixel (m + k, n + l) LUT(W(m), k + 1) ) LUT(W(n), l + 1) l= 1 k= 1 Equation 2-5 lanczos interpolation calculation Here, scaler outpixel (i, j) is scaler output pixel value, i range is(0, scaler outvw ), j range is(0, scaler outhw ). scaler inpixel (m, n) is scaler input pixel value, m range is(0, scaler invw ), n range is(0, scaler inhw ) and i m = integer [ 0 scaler vout ], n = integer [ scaler step 0 hout ], step i W(m) = fraction [ 0 scaler vout ], W(n) = fraction [ scaler step hout step LUT(W(m),0)~LUT(W(m),3) is lanczos vertical 4 taps look up table coefficients. LUT(W(n),0)~LUT(W(n),3) is lanczos horizontal 4 taps look up table coefficients. j j 0 ] Shown as Figure 2-4, it is method diagram of lanczos interpolation. For example, we have scaler hout step = 0.8, scaler vout = 0.7, i = 1, j = 1, so m = 1, n = 1, W(m) = 0.4, W(n) = 0.6 the interpolation pixel step l=2 k=2 value scaler outpixel (1,1) = l= 1 ( k= 1 scaler inpixel (m + k, n + l) LUT(0.4, k + 1) ) LUT(0.6, l + 1) 6
7 0_0 0_1 0_2 0_3 1_0 1_1 1_2 1_3 2_0 2_1 2_2 2_3 3_0 3_1 3_2 3_3 Figure 2-4 method diagram of lanczos interpolation 2.2 Function The system block diagram of using video_2d_scaler IP is shown as in Figure 2-5. Video frontend The function of video frontend modules converts input video format, De-interlacing, De-noising and some other same function modules. The modules output standard video, such as 480P, 576P, 720P, etc. Video 2D scaler The function of video 2D scaler module is to convert input video size to display video size, such as from 480P to 720P, 720P to 1080P, 1080P to 720P, etc. Video backend The function of video backend modules processes video to get good performance, convert video format for display and other same function modules. CME FPGA Video input source Video frontend Video data Video 2D scaler Video data Video Backend Video output for display Figure 2-5 system block diagram of using video_2d_scaler IP 7
8 The functional block of video_2d_scaler IP is as Figure 2-6. Video_2d_scaler Scaler_ctrl rom_rd_addr Scaler_coeff_rom Horizontal coefficient frame_valid_start Line_buffer_rd_en Line_buffer_rd_addr Vertical coefficient Video input Video_pre_down_scaler Pre_scaler_dat Line_buffer_dat Vertical_scaler _dat Dat_line_buffer Ver_scaler Hor_scaler Video output Figure 2-6 functional block diagram of video_2d_scaler The detail function description of each module is as following: Video_pre_down_scaler The module function is as following: (1) Down scaling the input horizontal size less than or equal to 1024 if input horizontal size bigger than (2) Down scaling the input horizontal size to less 2 times scaler output horizontal size. For example, if input horizontal size is 1920, but final output scaler horizontal size is 320, the pre-down scaler module output horizontal size is 640. (3) Down scaling the input vertical size to less 2 times scaler output vertical size. For example, if input vertical size is 1080, but final output scaler vertical size is 480, the pre-down scaler module output vertical size is 540. (4) When non-down scaling input mode, the module bypass the down scaler function and directly output the pixel data. Dat_line_buffer The module function is as following: (1) Input pixel data is directly written into line buffer one by one as line time sequence. (2) Input line_buffer_en is used to select which line buffer is valid at current vertical scaling. (3) Input line_buffer_addr is used to select which data in line buffer is valid at current horizontal scaling. (4) Generate frame valid start to scaler_ctrl module. Scaler_ctrl The module function is as following: (1) When detects line valid start signal is valid, start to generate scaler output line counter and line valid. (2) When detects frame valid start signal is valid, start to generate read line buffer enable and line 8
9 buffer address signal. (3) Generates reading coefficient rom address for vertical and horizontal scaling. Scaler_coeff_rom The module function is as following: (1) Generate vertical scaler coefficients. (2) Generate horizontal scaler coefficients. Ver_scaler The module function is as following: (1) Vertical video scaler interpolation calculation (2) Configured different scaler mode. (3) Scaler overflow and underflow control. Her_scaler The module function is as following: (1) Horizontal video scaler interpolation calculation (2) Configured different scaler mode. (3) Scalar overflow and underflow control. 2.3 I/O Description Shown as in Table 2-1, it is the pin description of video_2d_scaler. It has three parts connection, first part is connected with the system interfaces; second part is connected with input video interfaces; third part is connected with output video interfaces. Table 2-1 the pin of video_2d_decoder top module Name Type Size Description System Interface i_sc_inclk I 1 Scaler input data clock I_sc_outclk I 1 Scaler output data clock i_rstn I 1 System reset, low is active Input video interface I_frame_vld I 1 Input video frame valid signal I_dat_vld I 1 Input video data valid signal I_dat I 8*3-10*3 Input video data, RGB/YUV 444. Binary offset format input Output video interface o_frame_vld O 1 output video frame valid signal o_dat_vld O 1 output video data valid signal o_dat O 8*3-10*3 output video data, RGB/YUV 444. Binary offset format output 9
10 o_wr_dat_ready O 1 1 b1, ready for input write data 2.4 I/O timing Video scaler data input port timing is shown as Figure 2-7. Figure 2-7 timing of video_2d_scaler input signal Video scaler data output port timing is shown as Figure 2-8. Figure 2-8 timing of video_2d_scaler output signal Video scaler input and output signals timing relation is shown as Figure 2-9. Figure 2-9 relation timing of video_2d_scaler input and output signals Video scaler input data valid and output wr_data_ready signal relation is shown as Figure Figure 2-10 relation timing of video_2d_scaler input data valid and output wr_data_ready 10
11 2.5 Register configure The parameter of video 2d decoder is configured in IP GUI. The IP wizard calculates some parameters according user input video size, scaler mode and clock frequency. Shown as Table 2-2, it is detail description about parameters used in video 2d scaler top module. Table 2-2 the parameter of video_2d_decoder top module Parameter name Range Default value Description DATA_WIDTH Input and output data width, the data has three paths(rgb/ycbcr). VSC_MODE Vertical scaling method select: 1:nearest 2:, vertical filter taps 2 4:lanczos, vertical filter taps 4(in this case, coefficients can be set by user) HSC_MODE Horizontal scaling method select: 1:nearest 2:, horizontal filter taps 2 4:lanczos, horizontal filter taps 4(in this case, coefficients can be set by user) IN_HSC_WID Input video horizontal valid pixel number one line TH IN_VSC_WID Input video vertical valid line number one frame TH IN_HSC_TOTA Input video horizontal total pixel number one line L_WIDTH IN_CLK_FRE (0,200) 65Mhz Input video frequency OUT_HSC_WI output video horizontal valid pixel number one line DTH OUT_VSC_WI output video vertical valid line number one frame DTH OUT_HSC_TO TAL_WIDTH output video horizontal total pixel number one line, it is calculated by wizard automatically. it is calculated as following: RD_LINE_START = VSC_MODE ==2? 3 : VSC_MODE==4? 4 :2; OUT_HSC_TOTAL_WIDTH=((IN_HSC_TOTAL_WIDTH*PDV_SCALER _FACTOR)*(PDV_SCALER_WIDTH-RD_LINE_START)*OUT_CLK_FR E)/((OUT_VSC_WIDTH-RD_LINE_START)* IN_CLK_FRE) OUT_CLK_FR E (0,200) 108Mhz output video frequency 11
12 3 Usage guide 3.1 Getting started The video_2d_scaler IP is available by using CME s Primace wizard manager tool. User can use wizard manager tool to generate scaler IP and re-configure the IP s according parameters. (1) Open wizard manager tool in Primace If the IP is first created, then choose create a new design, else if the IP is re-configured, then choose edit an existing design. Detail see Figure 3-1. Figure 3-1 Open wizard manager (2) Choose video 2d scaler IP in IP cores list User can choose video 2D scaler IP in IP cores list, then click Next button. Current device name is shown to user. Detail see Figure 3-2. Figure 3-2 choose video 2d scaler in wizard manager 12
13 3.2 Video_2d_scaler configure (1) Edit IP name and path User can rename IP name in module name blank box, select generation IP directly path. Detail see Figure 3-3. Figure 3-3 Edit video_2d_scaler name and path in wizard manager (2) Edit IP parameter User can edit IP parameter as list in Table 2-2 the parameter of video_2d_decoder top module. Detail description of configuration is shown in Table 3-1 and Figure 3-4. Table 3-1 Description of configuration parameter Configuration parameter Description Input/output width Input or output data width can be selected from 8bits to 10 bits in each YCbCr or RGB Horizontal scaling mode 3 types horizontal scaling method can be selected: : the method use non DSP and use least resource but poor video performance. Bilinear: the method use 2 horizontal pixels interpolation and has better video performance than nearest. Lanczos : the method use 4 horizontal pixels non-linear interpolation and has better video performance than. vertical scaling mode 3 types vertical scaling method can be selected: : the method use non DSP and use least resource but has poor video performance. 13
14 Horizontal scaling phase vertical scaling phase Input frequency Input valid width Input total width Input valid height output frequency output valid width output total width output valid height Bilinear: the method use 2 vertical pixels interpolation and has better video performance than nearest. Lanczos: the method use 4 vertical pixels non-linear interpolation and has better video performance than. Horizontal_value/2^16, range is 0~1, horizontal scaling initial phase Vertical_value/2^16, range is 0~1, vertical scaling initial phase Input pixel frequency Input horizontal valid pixel number Input horizontal total pixel number Input vertical valid line number output pixel frequency, for input and output continuing valid signal, the output clock must be set with proper value output horizontal valid pixel number output horizontal total pixel number output vertical valid line number Figure 3-4 Edit video_2d_scaler parameter in wizard manager 3.3 Video_2d_scaler application note (1) Resource limited For HR3 and HR2, it has no DSP resource, so the scaler just can be used with nearest mode. 14
15 For M5, the maximum 18x18 DSP number is 16. So the scaler can be used in horizontal with lanczos and vertical with mode. For down-scaling application, more EMB is used than up-scaling, so user must note the EMB limited in M5 device. For M7, the DSP and EMB number are enough for each scaling module using. (2) Input and output standard timing The video scaler output timing is affected by configured input video total pixel,input line number, input and output clock frequency, output total pixel number and input video timing. If user expects a standard video timing output and the scaler output can t get this requirement, user can add a FIFO after video scaler output. The scaler can receive non-continuing line video input, but output may be also non-continuing line video. (3) Parameter configure For input and output clock frequency, user must set with FPGA clock real value. Input horizontal total pixel number is a real value when input video line is continuing. But when input video line is non-continuing, user can give total pixel number of one line with current input video average line pixel number of total lines. (4) Lanczos coefficients User can use standard or your own defined lanczos filter coeffcients for scaling. Because the scaler lanczos mode interpolation uses 4x4 taps, the precision of interpolation position is 1/256, so the total number of filter coefficients stages is 256x4. We use poly phase method to calculate scaling. So the lanczos confidents files structure is as following table: Table 3-2 description of lanczos coefficients Line number Coeff3 Coeff2 Coeff1 Coeff0 Note 0 9 h00 9 hff 9 h00 9 h00 Coeff3 is interpolated pixel left pixel coefficient Coeff2 is interpolated pixel coefficient h00 9 h01 9 hff 9 h1ff Coeff1 is interpolated pixel right 1 pixel coefficient Coeff0 is interpolated pixel right 2 pixels coefficient Coefficients format is two s complement, 1bit signed + 8 bits The sum of each 4 same phase filter coefficients must be normalize to 1. So the normalization of filter coefficient can be referenced as following Matlab code. 15
16 Figure 3-5 Matlab reference for the generating lanczos coefficients 16
17 4 Resource usage and performance analysis Resource usage and performance of the video 2d scaler IP on Primace is shown in following Table 4-1,Table 4-2 and Table 4-3. Table 4-1 resources and performance in M7A12N0F484C7 Input video size Output video size Scaling method 720x x720 (480P) (720P) x 720x x720 (480P) (720P) x 720x x720 Lanczos (480P) (720P) x lanczos 1280x x1080 (720P) (1080P) x 1280x x1080 (720P) (1080P) x 1280x x1080 Lanczos (720P) (1080P) x lanczos 1280x x480 (720P) (480P) x 1280x x480 (720P) (480P) x 1280x x480 Lanczos (720P) (480P) x lanczos 1920x x720 (1080P) (720P) x 1920x x720 (1080P) (720P) x 1920x x720 Lanczos (1080P) (720P) x Pixel width Coefficients Register LUT4s EMB (5K) MAC (12x9) Fmax (Mhz)
18 lanczos Table 4-2 resources and performance in M5C06N0F256C7 Input video size Output video size Scaling method 720x x720 (480P) (720P) x 720x x720 (480P) (720P) x 720x x720 Lanczos (480P) (720P) x 1280x x1080 (720P) (1080P) x 1280x x1080 (720P) (1080P) x 1280x x1080 Lanczos (720P) (1080P) x 1280x x480 (720P) (480P) x 1280x x480 (720P) (480P) x 1280x x480 Lanczos (720P) (480P) x 1920x x720 (1080P) (720P) x 1920x x720 (1080P) (720P) x 1920x x720 Lanczos (1080P) (720P) x Pixel width Coefficients Register LUT4s EMB (5K) MAC (12x9) Fmax (Mhz) Table 4-3 resources and performance in HR03PN0C192C7 18
19 Input Output Scaling Pixel Coefficients Register LUT4s EMB Fmax video size video size method width (5K) (Mhz) 720x x (480P) (720P) x 1280x x (720P) (480P) x 19
20 5 Generate File Directory Structure The video_2d_scaler IP wizard generated file includes: source files (src), simulation files(sim) and example design files. The detailed design directory structure is as below. Project src outputs ip_core system_top.v (define by user) Video_2d_scaler_v1 src sim doc example Cme_ip_video_2d_scaler_ v1.v Data_line_buffer.v Hor_scaler.v Pre_down_scaler.v Scaler_coeff_rom.v Scaler_ctrl.v Ver_scaler.v M7_lib/ M5_lib/ HR3_lib/ src_vp *.vp (Protected RTL) m7 Color_bar_tb_m7.v Color_bar_tb_m7.do Color_bar_tb_m7.f m5 sim_src *.v ( simulation RTL) Color_bar_tb_m5.v Color_bar_tb_m5.do Color_bar_tb_m5.f CME_video_2d_scaler_ user_guide_en01.pdf CME_video_2d_scaler_example _user_guide_en01.pdf m7 M7_example.zip hr3 hr3_example.zip sim_src *.v ( simulation RTL) = directory = source RTL code = simulation related files = documentation hr3 Color_bar_tb_hr3.v Color_bar_tb_hr3.do Color_bar_tb_hr3.f sim_src *.v ( simulation RTL) Figure 5-1 IP wizard generated file directory structure 20
21 Table 5-1 Generated File Directory structure Directory src\ Ip_core\ \video_2d_scaler_v1 \doc\cme_video_2d_scaler_user_guide_en01.doc Description Directory for project source code, including IP wizard generate code. The directory specially for all IPs Directory for video_2d_scaler User guide for video_2d_scaler \src IP Design RTL \cme_ip_video_2d_scaler_v1.v The top of video_2d_scaler IP (Encrypted) \Data_line_buffer.v The data line buffer of video_2d_scaler (Encrypted) \hor_scaler.v The horizontal scaling (Encrypted) \pre_down_scaler.v The pre-down scaling(encrypted) \scaler_coeff_rom.v The coefficients rom of scaling (Encrypted) \scaler_ctrl.v The scaler controller (Encrypted) \ver_scaler.v The vertical scaling (Encrypted) \m7_lib\ Scaling sub-modules library for M7 \m5_lib\ Scaling sub-modules library for M5 \hr3_lib\ Scaling sub-modules library for HR3 \sim Design functional verification \src_vp Encrypted source code for modelsim simulation \m7 Simulation files directory for M7 device Color_bar_tb_m7.v Simulation top file Color_bar_tb_m7.f File list of simulation related file Color_bar_tb_m7.do For modelsim simulation tcl file \sim_src Files for simulation \m5 Simulation files directory for M5 device Color_bar_tb_m5.v Simulation top file Color_bar_tb_m5.f File list of simulation related file Color_bar_tb_m5.do For modelsim simulation tcl file \sim_src Files for simulation \hr3 Simulation files directory for HR 21
22 Color_bar_tb_hr3.v Color_bar_tb_hr3.f Color_bar_tb_hr3.do \sim_src device Simulation top file File list of simulation related file For modelsim simulation tcl file Files for simulation \example \m7 \m7_example.zip \hr3 \hr3_example.zip Video 2d scaler primace project Video 2d scaler primace project CME_video_2d_scaler_example_guide_EN01.pdf User guide of example design 22
23 Revision History Revision Date Author Comments IP Group create first version 23
UG0651 User Guide. Scaler. February2018
UG0651 User Guide Scaler February2018 Contents 1 Revision History... 1 1.1 Revision 5.0... 1 1.2 Revision 4.0... 1 1.3 Revision 3.0... 1 1.4 Revision 2.0... 1 1.5 Revision 1.0... 1 2 Introduction... 2
More information2D Scaler IP Core User s Guide
2D Scaler IP Core User s Guide August 2013 IPUG88_01.2 Table of Contents Chapter 1. Introduction... 4 Quick Facts... 4 Features... 4 Release Information... 5 Chapter 2. Functional Description... 6 Key
More informationQuick Guide Book of Sending and receiving card
Quick Guide Book of Sending and receiving card ----take K10 card for example 1 Hardware connection diagram Here take one module (32x16 pixels), 1 piece of K10 card, HUB75 for example, please refer to the
More informationBlock Diagram. pixin. pixin_field. pixin_vsync. pixin_hsync. pixin_val. pixin_rdy. pixels_per_line. lines_per_field. pixels_per_line [11:0]
Rev 13 Key Design Features Block Diagram Synthesizable, technology independent IP Core for FPGA and ASIC Supplied as human readable VHDL (or Verilog) source code reset deint_mode 24-bit RGB video support
More informationMemory Efficient VLSI Architecture for QCIF to VGA Resolution Conversion
Memory Efficient VLSI Architecture for QCIF to VGA Resolution Conversion Asmar A Khan and Shahid Masud Department of Computer Science and Engineering Lahore University of Management Sciences Opp Sector-U,
More informationMassachusetts Institute of Technology Department of Electrical Engineering and Computer Science Introductory Digital Systems Laboratory
Problem Set Issued: March 3, 2006 Problem Set Due: March 15, 2006 Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.111 Introductory Digital Systems Laboratory
More informationAN 776: Intel Arria 10 UHD Video Reference Design
AN 776: Intel Arria 10 UHD Video Reference Design Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Intel Arria 10 UHD Video Reference Design... 3 1.1 Intel Arria 10 UHD
More informationBlock Diagram. dw*3 pixin (RGB) pixin_vsync pixin_hsync pixin_val pixin_rdy. clk_a. clk_b. h_s, h_bp, h_fp, h_disp, h_line
Key Design Features Block Diagram Synthesizable, technology independent IP Core for FPGA, ASIC and SoC reset underflow Supplied as human readable VHDL (or Verilog) source code Simple FIFO input interface
More informationDesign of VGA Controller using VHDL for LCD Display using FPGA
International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) Design of VGA Controller using VHDL for LCD Display using FPGA Khan Huma Aftab 1, Monauwer Alam 2 1, 2 (Department of ECE, Integral
More informationVideo and Image Processing Suite
Video and Image Processing Suite August 2007, Version 7.1 Errata Sheet This document addresses known errata and documentation issues for the MegaCore functions in the Video and Image Processing Suite,
More informationMassachusetts Institute of Technology Department of Electrical Engineering and Computer Science Introductory Digital Systems Laboratory
Problem Set Issued: March 2, 2007 Problem Set Due: March 14, 2007 Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.111 Introductory Digital Systems Laboratory
More informationVideo and Image Processing Suite User Guide
Video and Image Processing Suite User Guide Updated for Intel Quartus Prime Design Suite: 17.1 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Video and Image Processing
More informationLogiCORE IP Video Scaler v5.0
LogiCORE IP Video Scaler v. Product Guide PG October, Table of Contents Chapter : Overview Standards Compliance....................................................... Feature Summary............................................................
More informationBlock Diagram. RGB or YCbCr. pixin_vsync. pixin_hsync. pixin_val. pixin_rdy. clk
Rev. 3. Synthesizable, technology dependent IP Core for FPGA, ASIC and SoC Fully programmable scale parameters Fully programmable RGB channel widths allow support for any RGB format (or greyscale if only
More information1. Introduction CP-251F
PC/HDTV 2-Way Converter Operation Manual 1. Introduction CP-251F is a high-performance universal PC/HDTV to PC/HDTV converter. It combines the functions of a video scaler, scan-converter, and format transformer
More informationBlock Diagram. deint_mode. line_width. log2_line_width. field_polarity. mem_start_addr0. mem_start_addr1. mem_burst_size.
Key Design Features Block Diagram Synthesizable, technology independent IP Core for FPGA, ASIC and SoC Supplied as human readable VHDL (or Verilog) source code pixin_ pixin_val pixin_vsync pixin_ pixin
More informationPC/HDTV 2-Way Converter
PC/HDTV 2-Way Converter Operation Manual 1. Introduction CP-251F is a high-performance universal PC/HDTV to PC/HDTV converter. It combines the functions of a video scaler, scan-converter, and format transformer
More informationSingle Channel LVDS Tx
April 2013 Introduction Reference esign R1162 Low Voltage ifferential Signaling (LVS) is an electrical signaling system that can run at very high speeds over inexpensive twisted-pair copper cables. It
More informationVGA to DVI-I. Scaler Box CP-252. Operation Manual
VGA to DVI-I Scaler Box CP-252 Operation Manual Cypress's high performance scaler/processor family Spec. Signal Type Connector Model Input Output Input Output Format Input Output CP-251 Analog Analog HD-15F
More informationMotion Video Compression
7 Motion Video Compression 7.1 Motion video Motion video contains massive amounts of redundant information. This is because each image has redundant information and also because there are very few changes
More informationDesign and Implementation of SOC VGA Controller Using Spartan-3E FPGA
Design and Implementation of SOC VGA Controller Using Spartan-3E FPGA 1 ARJUNA RAO UDATHA, 2 B.SUDHAKARA RAO, 3 SUDHAKAR.B. 1 Dept of ECE, PG Scholar, 2 Dept of ECE, Associate Professor, 3 Electronics,
More informationLogiCORE IP Video Timing Controller v3.0
LogiCORE IP Video Timing Controller v3.0 Product Guide Table of Contents Chapter 1: Overview Standards Compliance....................................................... 6 Feature Summary............................................................
More informationVGA to DVI-I. Scaler Box CP-252. Operation Manual
VGA to DVI-I Scaler Box Operation Manual Output PC+HDTV/YPbPr Digital:PC+HDTV : PC+HDTV/YPbPr PC+HDTV/YPbPr Digital:PC+HDTV : PC+HDTV/YPbPr : PC+HDTV/YPbPr Digital:PC+HDTV : PC+HDTV/YPbPr Cypress's high
More informationECE532 Digital System Design Title: Stereoscopic Depth Detection Using Two Cameras. Final Design Report
ECE532 Digital System Design Title: Stereoscopic Depth Detection Using Two Cameras Group #4 Prof: Chow, Paul Student 1: Robert An Student 2: Kai Chun Chou Student 3: Mark Sikora April 10 th, 2015 Final
More informationDigital Blocks Semiconductor IP
Digital Blocks Semiconductor IP DB1825 Color Space Converter & Chroma Resampler General Description The Digital Blocks DB1825 Color Space Converter & Chroma Resampler Verilog IP Core transforms 4:4:4 sampled
More informationBlock Diagram. 16/24/32 etc. pixin pixin_sof pixin_val. Supports 300 MHz+ operation on basic FPGA devices 2 Memory Read/Write Arbiter SYSTEM SIGNALS
Key Design Features Block Diagram Synthesizable, technology independent IP Core for FPGA, ASIC or SoC Supplied as human readable VHDL (or Verilog) source code Output supports full flow control permitting
More informationFPGA Prototyping using Behavioral Synthesis for Improving Video Processing Algorithm and FHD TV SoC Design Masaru Takahashi
FPGA Prototyping using Behavioral Synthesis for Improving Video Processing Algorithm and FHD TV SoC Design Masaru Takahashi SoC Software Platform Division, Renesas Electronics Corporation January 28, 2011
More informationSingMai Electronics PT55. Advanced Composite Video Interface: Encoder IP Core. User Manual. Revision th November 2016
PT55 Advanced Composite Video Interface: Encoder IP Core User Manual Revision.8 11 th November 216 PT55 User Manual Revision.8 Page 1 of 32 Revisions Date Revisions Version 1-5-216 First Draft..1 28-5-216
More informationVID_OVERLAY. Digital Video Overlay Module Rev Key Design Features. Block Diagram. Applications. Pin-out Description
Key Design Features Block Diagram Synthesizable, technology independent VHDL IP Core Video overlays on 24-bit RGB or YCbCr 4:4:4 video Supports all video resolutions up to 2 16 x 2 16 pixels Supports any
More informationDesign and Implementation of an AHB VGA Peripheral
Design and Implementation of an AHB VGA Peripheral 1 Module Overview Learn about VGA interface; Design and implement an AHB VGA peripheral; Program the peripheral using assembly; Lab Demonstration. System
More informationEN2911X: Reconfigurable Computing Topic 01: Programmable Logic. Prof. Sherief Reda School of Engineering, Brown University Fall 2014
EN2911X: Reconfigurable Computing Topic 01: Programmable Logic Prof. Sherief Reda School of Engineering, Brown University Fall 2014 1 Contents 1. Architecture of modern FPGAs Programmable interconnect
More informationKRAMER ELECTRONICS LTD. USER MANUAL
KRAMER ELECTRONICS LTD. USER MANUAL MODEL: Projection Curved Screen Blend Guide How to blend projection images on a curved screen using the Warp Generator version K-1.4 Introduction The guide describes
More informationFPGA Development for Radar, Radio-Astronomy and Communications
John-Philip Taylor Room 7.03, Department of Electrical Engineering, Menzies Building, University of Cape Town Cape Town, South Africa 7701 Tel: +27 82 354 6741 email: tyljoh010@myuct.ac.za Internet: http://www.uct.ac.za
More informationKramer Electronics, Ltd. USER MANUAL. Model: FC Analog Video to SDI Converter
Kramer Electronics, Ltd. USER MANUAL Model: FC-7501 Analog Video to SDI Converter Contents Contents 1 Introduction 1 2 Getting Started 1 3 Overview 2 4 Your Analog Video to SDI Converter 3 5 Using Your
More informationHIGH QUALITY GEOMETRY DISTORTION TOOL FOR USE WITH LCD AND DLP PROJECTORS
HIGH QUALITY GEOMETRY DISTORTION TOOL FOR USE WITH LCD AND DLP PROJECTORS Ronny Van Belle Electronic Design Engineer & Bart Maximus R&D Manager Barco Projection Systems Simulation Department & Philippe
More informationDoc: page 1 of 5
VmodTFT Reference Manual Revision: November 11, 2011 Note: This document applies to REV C of the board. 1300 NE Henley Court, Suite 3 Pullman, WA 99163 (509) 334 6306 Voice (509) 334 6300 Fax Overview
More informationEZwindow4K-LL TM Ultra HD Video Combiner
EZwindow4K-LL Specifications EZwindow4K-LL TM Ultra HD Video Combiner Synchronizes 1 to 4 standard video inputs with a UHD video stream, to produce a UHD video output with overlays and/or windows. EZwindow4K-LL
More informationC8188 C8000 1/10. digital audio modular processing system. 4 Channel AES/EBU I/O. features. block diagram. 4 balanced AES inputs
features 4 balanced AES inputs Input Sample Rate Converters (SRC) 4 balanced AES outputs Relay bypass for pairs of I/Os Relay wait time after power up Master mode (clock master for the frame) 25pin Sub-D,
More informationHardware Implementation for the HEVC Fractional Motion Estimation Targeting Real-Time and Low-Energy
Hardware Implementation for the HEVC Fractional Motion Estimation Targeting Real-Time and Low-Energy Vladimir Afonso 1-2, Henrique Maich 1, Luan Audibert 1, Bruno Zatt 1, Marcelo Porto 1, Luciano Agostini
More informationDVI/PC/HD to DVI/PC Scaler - ID# 15320
DVI/PC/HD to DVI/PC Scaler - ID# 15320 Operation Manual Introduction This DVI/PC/HD to DVI/PC Scaler is capable of scaling and sourceswitching from PC (VGA), Component Video (SD/HD) and DVI input signals
More informationSundance Multiprocessor Technology Limited. Capture Demo For Intech Unit / Module Number: C Hong. EVP6472 Intech Demo. Abstract
Sundance Multiprocessor Technology Limited EVP6472 Intech Demo Unit / Module Description: Capture Demo For Intech Unit / Module Number: EVP6472-SMT949 Document Issue Number 1.1 Issue Data: 27th April 2012
More informationReconfigurable FPGA Implementation of FIR Filter using Modified DA Method
Reconfigurable FPGA Implementation of FIR Filter using Modified DA Method M. Backia Lakshmi 1, D. Sellathambi 2 1 PG Student, Department of Electronics and Communication Engineering, Parisutham Institute
More informationHD Mate Scaler USER MANUAL.
HD Mate Scaler USER MANUAL www.gefen.com ASKING FOR ASSISTANCE Technical Support: Telephone (818) 772-9100 (800) 545-6900 Fax (818) 772-9120 Technical Support Hours: 8:00 AM to 5:00 PM Monday through Friday
More informationFPGA Laboratory Assignment 4. Due Date: 06/11/2012
FPGA Laboratory Assignment 4 Due Date: 06/11/2012 Aim The purpose of this lab is to help you understanding the fundamentals of designing and testing memory-based processing systems. In this lab, you will
More informationSub-LVDS-to-Parallel Sensor Bridge
January 2015 Introduction Reference Design RD1122 Sony introduced the IMX036 and IMX136 sensors to support resolutions up to 1080P60 and 1080p120 respectively. A traditional CMOS parallel interface could
More informationDT3162. Ideal Applications Machine Vision Medical Imaging/Diagnostics Scientific Imaging
Compatible Windows Software GLOBAL LAB Image/2 DT Vision Foundry DT3162 Variable-Scan Monochrome Frame Grabber for the PCI Bus Key Features High-speed acquisition up to 40 MHz pixel acquire rate allows
More informationCommunication Theory and Engineering
Communication Theory and Engineering Master's Degree in Electronic Engineering Sapienza University of Rome A.A. 2018-2019 Practice work 14 Image signals Example 1 Calculate the aspect ratio for an image
More informationNew GRABLINK Frame Grabbers
New GRABLINK Frame Grabbers Full-Featured Base, High-quality Medium and video Full capture Camera boards Link Frame Grabbers GRABLINK Full Preliminary GRABLINK DualBase Preliminary GRABLINK Base GRABLINK
More informationDigital Blocks Semiconductor IP
Digital Blocks Semiconductor IP General Description The Digital Blocks IP Core decodes an ITU-R BT.656 digital video uncompressed NTSC 720x486 (525/60 Video System) and PAL 720x576 (625/50 Video System)
More informationThis guide gives a brief description of the ims4 functions, how to use this GUI and concludes with a number of examples.
Quick Start Guide: Isomet ims Studio Isomet ims Studio v1.40 is the first release of the Windows graphic user interface for the ims4- series of 4 channel synthezisers, build level rev A and rev B. This
More informationSDI Audio IP Cores User Guide
SDI Audio IP Cores User Guide Subscribe Last updated for Quartus Prime Design Suite: 16.0 UG-SDI-AUD 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents SDI Audio IP Cores Overview...1-1
More informationUser Manual. Model 1365 Video Scaler
User Manual Model 1365 Video Scaler Model 1365 PC/HD Video Converter Table Of Contents 1.0 Introduction........................3 2.0 Specifications....................... 4 3.0 Checking Package Contents................5
More informationPC/HDTV to PC/HDTV converter (CP-251F)
PC/HDTV to PC/HDTV converter (CP-251F) Operation Manual This Converter has been especially modified to also accept RGsB Sync on Green Operation Controls and Functions Front Panel 1. Reset/ and +- The and
More informationVHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress
VHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress Nor Zaidi Haron Ayer Keroh +606-5552086 zaidi@utem.edu.my Masrullizam Mat Ibrahim Ayer Keroh +606-5552081 masrullizam@utem.edu.my
More information980 HDMI Video Generator Module Video Pattern Testing of HDMI HDTVs & Displays
980 HDMI Video Generator Module Video Pattern Testing of HDMI HDTVs & Displays 980 HDMI Video Generator Module 980 HDMI Video Generator Module - Features & Benefits Placed in slot 2 of 980 HDMI Protocol
More informationAN-ENG-001. Using the AVR32 SoC for real-time video applications. Written by Matteo Vit, Approved by Andrea Marson, VERSION: 1.0.0
Written by Matteo Vit, R&D Engineer Dave S.r.l. Approved by Andrea Marson, CTO Dave S.r.l. DAVE S.r.l. www.dave.eu VERSION: 1.0.0 DOCUMENT CODE: AN-ENG-001 NO. OF PAGES: 8 AN-ENG-001 Using the AVR32 SoC
More information9 Analyzing Digital Sources and Cables
9 Analyzing Digital Sources and Cables Topics in this chapter: Getting started Measuring timing of video signal Testing cables and distribution systems Testing video signal quality from a source Testing
More informationAchieving Timing Closure in ALTERA FPGAs
Achieving Timing Closure in ALTERA FPGAs Course Description This course provides all necessary theoretical and practical know-how to write system timing constraints for variety designs in ALTERA FPGAs.
More informationVGA to Video Converter ID# 424 Operation Manual
VGA to Video Converter ID# 424 Operation Manual Introduction Features The VGA to Video converter provides automatic conversion of PC desktop images to high quality video images for standard television
More informationBring out the Best in Pixels Video Pipe in Intel Processor Graphics
Bring out the Best in Pixels Video Pipe in Intel Processor Graphics Victor H. S. Ha and Yi-Jen Chiu Graphics Architecture, Intel Corp. Legal INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH
More informationMIE 402: WORKSHOP ON DATA ACQUISITION AND SIGNAL PROCESSING Spring 2003
MIE 402: WORKSHOP ON DATA ACQUISITION AND SIGNAL PROCESSING Spring 2003 OBJECTIVE To become familiar with state-of-the-art digital data acquisition hardware and software. To explore common data acquisition
More informationSapera LT 8.0 Acquisition Parameters Reference Manual
Sapera LT 8.0 Acquisition Parameters Reference Manual sensors cameras frame grabbers processors software vision solutions P/N: OC-SAPM-APR00 www.teledynedalsa.com NOTICE 2015 Teledyne DALSA, Inc. All rights
More informationVGA To DVI Scaler PLUS
VGA To DVI Scaler PLUS USER MANUAL www.gefen.com ASKING FOR ASSISTANCE Technical Support: Telephone (818) 772-9100 (800) 545-6900 Fax (818) 772-9120 Technical Support Hours: 8:00 AM to 5:00 PM Monday through
More informationECE3296 Digital Image and Video Processing Lab experiment 2 Digital Video Processing using MATLAB
ECE3296 Digital Image and Video Processing Lab experiment 2 Digital Video Processing using MATLAB Objective i. To learn a simple method of video standards conversion. ii. To calculate and show frame difference
More informationPT-LB382 S P E C F I L E. LCD Projectors. As of July Specifications and appearance are subject to change without notice. 1/9.
S P E C F I L E Product Number : Product Name : LCD Projectors As of July 2015. Specifications and appearance are subject to change without notice. 19 Specifications Main unit Power supply Power consumption
More informationOF AN ADVANCED LUT METHODOLOGY BASED FIR FILTER DESIGN PROCESS
IMPLEMENTATION OF AN ADVANCED LUT METHODOLOGY BASED FIR FILTER DESIGN PROCESS 1 G. Sowmya Bala 2 A. Rama Krishna 1 PG student, Dept. of ECM. K.L.University, Vaddeswaram, A.P, India, 2 Assistant Professor,
More informationInside Digital Design Accompany Lab Manual
1 Inside Digital Design, Accompany Lab Manual Inside Digital Design Accompany Lab Manual Simulation Prototyping Synthesis and Post Synthesis Name- Roll Number- Total/Obtained Marks- Instructor Signature-
More informationDisplay-Shoot M642HD Plasma 42HD. Re:source. DVS-5 Module. Dominating Entertainment. Revox of Switzerland. E 2.00
of Display-Shoot M642HD Plasma 42HD DVS-5 Module Dominating Entertainment. Revox of Switzerland. E 2.00 Contents DVS Module Installation DSV Connection Panel HDMI output YCrCb analogue output DSV General
More informationProduct Number : TW350 Product Name : As of October Specifications and appearance are subject to change without notice.
S P E C F I L E Product Number : Product Name : LCD Projectors As of October 2016. Specifications and appearance are subject to change without notice. 18 Specifications Main unit Power supply Power consumption
More informationTV Synchronism Generation with PIC Microcontroller
TV Synchronism Generation with PIC Microcontroller With the widespread conversion of the TV transmission and coding standards, from the early analog (NTSC, PAL, SECAM) systems to the modern digital formats
More informationCYPRESS TECHNOLOGY CO., LTD.
(1). Introduction Congratulations on your purchase of the Cypress Video Scaler CSC-200P. Our professional Video Scaler products have been serving the industry for many years. In addition to Video Scalers,
More informationVGA Port. Chapter 5. Pin 5 Pin 10. Pin 1. Pin 6. Pin 11. Pin 15. DB15 VGA Connector (front view) DB15 Connector. Red (R12) Green (T12) Blue (R11)
Chapter 5 VGA Port The Spartan-3 Starter Kit board includes a VGA display port and DB15 connector, indicated as 5 in Figure 1-2. Connect this port directly to most PC monitors or flat-panel LCD displays
More informationQuick-Start for READ30
Quick-Start for READ30 The program READ30 was written for the purpose of reading and configuring the digital pressure-transmitter of the series 30. The two features are divided into the following parts:
More informationSTPC Video Pipeline Driver Writer s Guide
STPC Video Pipeline Driver Writer s Guide September 1999 Information provided is believed to be accurate and reliable. However, ST Microelectronics assumes no responsibility for the consequences of use
More informationUNIVERSITY OF TORONTO JOÃO MARCUS RAMOS BACALHAU GUSTAVO MAIA FERREIRA HEYANG WANG ECE532 FINAL DESIGN REPORT HOLE IN THE WALL
UNIVERSITY OF TORONTO JOÃO MARCUS RAMOS BACALHAU GUSTAVO MAIA FERREIRA HEYANG WANG ECE532 FINAL DESIGN REPORT HOLE IN THE WALL Toronto 2015 Summary 1 Overview... 5 1.1 Motivation... 5 1.2 Goals... 5 1.3
More informationHD-SDI to HDMI Scaler
HD-SDI to HDMI Scaler USER MANUAL www.gefen.com ASKING FOR ASSISTANCE Technical Support: Telephone (818) 772-9100 (800) 545-6900 Fax (818) 772-9120 Technical Support Hours: 8:00 AM to 5:00 PM Monday through
More informationInterlace and De-interlace Application on Video
Interlace and De-interlace Application on Video Liliana, Justinus Andjarwirawan, Gilberto Erwanto Informatics Department, Faculty of Industrial Technology, Petra Christian University Surabaya, Indonesia
More informationThe reduction in the number of flip-flops in a sequential circuit is referred to as the state-reduction problem.
State Reduction The reduction in the number of flip-flops in a sequential circuit is referred to as the state-reduction problem. State-reduction algorithms are concerned with procedures for reducing the
More informationCM-392-Video to HDMI Scaler Box ID#481
CM-392-Video to HDMI Scaler Box ID#481 Operation Manual Introduction CM-392-Video to HDMI Scaler Box is designed to convert Composite and S-Video to Digital HDMI in a variety of HDTV resolutions. It handles
More informationProduct Number : LW373 Product Name : As of October Specifications and appearance are subject to change without notice.
S P E C F I L E Product Number : Product Name : LCD Projectors As of October 2016. Specifications and appearance are subject to change without notice. 19 Specifications Main unit Power supply Power consumption
More informationPC/HDTV 2-Way Converter
Vision for Net Media HDView PC/HDTV 2-Way Converter Operation Manual 1. Introduction The HDView is a high-performance universal PC/HDTV to PC/HDTV converter. It combines the functions of a video scaler,
More informationRadar Signal Processing Final Report Spring Semester 2017
Radar Signal Processing Final Report Spring Semester 2017 Full report report by Brian Larson Other team members, Grad Students: Mohit Kumar, Shashank Joshil Department of Electrical and Computer Engineering
More informationMultiband Noise Reduction Component for PurePath Studio Portable Audio Devices
Multiband Noise Reduction Component for PurePath Studio Portable Audio Devices Audio Converters ABSTRACT This application note describes the features, operating procedures and control capabilities of a
More informationVideo Scaler Pro with RS-232
Video Scaler Pro with RS-232 - ID# 783 Operation Manual Introduction Features The Video Scaler Pro with RS-232 is designed to convert Composite S-Video and YCbCr signals to a variety of computer and HDTV
More informationBrief Description of Circuit Functions
Exhibit 4 Brief Description of Circuit Functions Function Description for Hudson4 190P5 1. General 190P5 is the newest generation of Hudson 19 TFT Flat Panel Display Monitor. It designed with hyper integrity,
More information. ImagePRO. ImagePRO-SDI. ImagePRO-HD. ImagePRO TM. Multi-format image processor line
ImagePRO TM. ImagePRO. ImagePRO-SDI. ImagePRO-HD The Folsom ImagePRO TM is a powerful all-in-one signal processor that accepts a wide range of video input signals and process them into a number of different
More informationDVI Digital scaler with ultra high bandwidth ID#442
DVI Digital scaler with ultra high bandwidth ID#442 Operation Manual Introduction Congratulations on your purchase of the DVI Digital scaler with ultra high bandwidth. Please read this to become familiar
More informationDigital Blocks Semiconductor IP
Digital Blocks Semiconductor IP DB3 CCIR 656 Encoder General Description The Digital Blocks DB3 CCIR 656 Encoder IP Core encodes 4:2:2 Y CbCr component digital video with synchronization signals to conform
More informationVideo Surveillance *
OpenStax-CNX module: m24470 1 Video Surveillance * Jacob Fainguelernt This work is produced by OpenStax-CNX and licensed under the Creative Commons Attribution License 2.0 Abstract This module describes
More informationAuthentic Time Hardware Co-simulation of Edge Discovery for Video Processing System
Authentic Time Hardware Co-simulation of Edge Discovery for Video Processing System R. NARESH M. Tech Scholar, Dept. of ECE R. SHIVAJI Assistant Professor, Dept. of ECE PRAKASH J. PATIL Head of Dept.ECE,
More informationLogiCORE IP Video Timing Controller v3.0
LogiCORE IP Video Timing Controller v3.0 DS857 June 22, 2011 Introduction The Xilinx Video Timing Controller LogiCORE IP is a general purpose video timing generator and detector. The input side of this
More informationWhat is the history and background of the auto cal feature?
What is the history and background of the auto cal feature? With the launch of our 2016 OLED products, we started receiving requests from professional content creators who were buying our OLED TVs for
More information2G Video Wall Guide Just Add Power HD over IP Page1 2G VIDEO WALL GUIDE. Revised
2G Video Wall Guide Just Add Power HD over IP Page1 2G VIDEO WALL GUIDE Revised 2016-05-09 2G Video Wall Guide Just Add Power HD over IP Page2 Table of Contents Specifications... 4 Requirements for Setup...
More informationLedSet User s Manual V Official website: 1 /
LedSet User s Manual V2.6.1 1 / 42 20171123 Contents 1. Interface... 3 1.1. Option Menu... 4 1.1.1. Screen Configuration... 4 1.1.1.1. Instruction to Sender/ Receiver/ Display Connection... 4 1.1.1.2.
More informationDigital Blocks Semiconductor IP
Digital Blocks Semiconductor IP General Description The Digital Blocks core is a full function equivalent to the Motorola MC6845 device. The interfaces a microprocessor to a raster-scan CRT display. The
More informationSparkFun Camera Manual. P/N: Sense-CCAM
SparkFun Camera Manual P/N: Sense-CCAM Revision 0.1b, Aug 14, 2006 Overview The Spark Fun SENSE-CCAM camera is a 640x480 [vga resolution] camera with an 8 bit digital interface. The camera is based on
More informationG-106Ex Single channel edge blending Processor. G-106Ex is multiple purpose video processor with warp, de-warp, video wall control, format
G-106Ex Single channel edge blending Processor G-106Ex is multiple purpose video processor with warp, de-warp, video wall control, format conversion, scaler switcher, PIP/POP, 3D format conversion, image
More information1 Terasic Inc. D8M-GPIO User Manual
1 Chapter 1 D8M Development Kit... 4 1.1 Package Contents... 4 1.2 D8M System CD... 5 1.3 Assemble the Camera... 5 1.4 Getting Help... 6 Chapter 2 Introduction of the D8M Board... 7 2.1 Features... 7 2.2
More informationAn FPGA Platform for Demonstrating Embedded Vision Systems. Ariana Eisenstein
An FPGA Platform for Demonstrating Embedded Vision Systems by Ariana Eisenstein B.S., Massachusetts Institute of Technology (2015) Submitted to the Department of Electrical Engineering and Computer Science
More informationOPERATING GUIDE. HIGHlite 660 series. High Brightness Digital Video Projector 16:9 widescreen display. Rev A June A
OPERATING GUIDE HIGHlite 660 series High Brightness Digital Video Projector 16:9 widescreen display 111-9714A Digital Projection HIGHlite 660 series CONTENTS Operating Guide CONTENTS About this Guide...
More information