Schaltwerke und Automaten
|
|
- Ursula Peters
- 5 years ago
- Views:
Transcription
1 Schaltwerke und Automaten Grundlagen der technischen Informatik Wintersemester 28/9 Folien asierend auf F. Vahid und S. Werner Wintersemester 28/9
2 Review - Bit Storage Using an SR Latch Does the circuit to the right, with cross-coupled NOR gates, do what we want? Yes! How did someone come up with that circuit? Maye just trial and error, a it of insight... S (set) R (reset) SR latch Q S= t S= t S= t S= t Recall NOR Q Q Q Q X R= R= R= R= S R t Q Wintersemester 28/9 2
3 Review - Level-Sensitive D Latch SR latch requires careful design to ensure SR= never occurs D S S D latch D latch relieves designer of that urden Inserted inverter ensures R always opposite of S C R R Q D C S R D Q C Q D latch symol Q Wintersemester 28/9 3
4 Review - D Flip-Flop Flip-flop: Bit storage that stores on clock edge One design possiility master-servant Clk = master enaled, loads D, appears at Qm. Servant disaled. Clk = Master disaled, Qm stays same. Servant latch enaled, loads Qm, appears at Qs. Thus, value at D (and hence at Qm) when Clk changes from to gets stored into servant D latch D Dm Qm Cm master Clk D latch Ds Cs D flip-flop Clk Qs Qs Q D/Dm Q Cm Qm/Ds servant Cs Qs Wintersemester 28/9 4
5 Review - Basic Register Typically, we store multi-it items e.g., storing a 4-it inary numer Register: multiple flip-flops sharing clock signal From this point, we ll use registers for it storage No need to think of latches or flip-flops But now you know what s inside a register I3 I2 I I 4-it register D Q D Q D Q D Q I3 I2 I I reg(4) Q3 Q2 Q Q Q3 Q2 Q Q Wintersemester 28/9 5
6 Finite-State Machines (FSMs) and Controllers Want sequential circuit with particular ehavior over time Example: Laser timer Pushing utton causes x= for exactly 3 clock cycles Precisely-timed laser pulse How? Let s try three flip-flops = gets stored in first D flipflop Then 2nd flip-flop on next cycle, then 3rd flip-flop on next OR the three flip-flop outputs, so x should e for three cycles Controller x laser patient D Q D Q D Q Bad jo what if utton pressed a second time during those 3 cycles? x Wintersemester 28/9 6
7 Need a Better Way to Design Sequential Circuits Also ad ecause of ad-hoc design process How create other sequential circuits? Need A way to capture desired sequential ehavior A way to convert such ehavior to a sequential circuit Like we had for designing cominational circuits Step : Capture ehavior Step 2: Convert to circuit Step Capture the function 2A: Create equations 2B: Implement as a gateased circuit Description Create a truth tale or equations, whichever is most natural for the given prolem, to descrie the desired ehavior of each output of the cominational logic. This sustep is only necessary if you captured the function using a truth tale instead of equations. Create an equation for each output y ORing all the minterms for that output. Simplify the equations if desired. For each output, create a circuit corresponding to the output s equation. (Sharing gates among multiple outputs is OK optionally.) Wintersemester 28/9 7
8 Capturing Sequential Circuit Behavior as FSM Finite-State Machine (FSM) Descries desired ehavior of sequential circuit Akin to Boolean equations for cominational ehavior List states, and transitions among states Example: Toggle x every clock cycle Two states: Lo (x=), and Hi (x=) Transition from Lo to Hi, or Hi to Lo, on rising clock edge (^) Arrow points to initial state (when circuit first starts) state Outputs: Wintersemester 28/9 x Lo Hi Lo Hi Lo Hi Lo Hi cycle cycle 2 cycle 3 cycle 4 Lo Outputs: x x= ^ x= Lo Hi ^ Hi Lo Hi 8
9 Definitionen Schaltnetz (cominational circuit): Verknüpfung mehrerer Eingangsvarialen ohne Rückkopplung des Ergenisses Schaltwerk (sequential circuit): Mindestens ein Ausgang ist von vorherigem Zustand der Schaltung ahängig (Rückkopplung) Speicher Beispiel: Zustandsautomat (Finite-State Machine), auch: endlicher Automat Formale Betrachtung: Ermöglicht Synthese von Schaltwerken Modell eines Verhaltens, estehend aus Zuständen, Zustandsüergängen und Aktionen Grafische Darstellung üer Zustandsgraphen Wintersemester 28/9 9
10 FSM Example: Three Cycles High System Want,,,,,,,,... For one clock cycle each Capture as FSM Four states:, first, second, third Transition on rising clock edge to next state Outputs: x x= ^ x= ^ x= ^ x= Off On On2 On3 ^ State Off On On2 On3 Off On On2 On3 Off Outputs : x Wintersemester 28/9
11 Three-Cycles High System with Button Input Four states Wait in Off while is ( *^) When is (*^), transition to On Sets x= Next two clock edges, transition to On2, then On3 x= for three cycles after utton pressed Inputs: State Inputs: x= Off Off *^ x= On ^ Outputs: x '*^ x= On2 ^ ^ x= On3 Off Off Off Off On On2 On3 Off Outputs: x Wintersemester 28/9
12 FSM Simplification: Rising Clock Edges Implicit Every edge ANDed with rising clock edge What if we wanted a transition without a rising edge? We don t consider such asynchronous FSMs less common, and advanced topic Only consider synchronous FSMs rising edge on every transition Inputs: ; Outputs: x x= Off *^ x= ^ On Inputs: ; Outputs: x x= Off * ^ x= On2 ^ ^ x= On3 Note: Transition with no associated condition thus transitions to next state on next clock cycle x= On x= On2 x= On3 Wintersemester 28/9 2
13 FSM Definition FSM consists of Set of states Ex: {Off, On, On2, On3} Set of inputs, set of outputs Ex: Inputs: {}, Outputs: {x} Initial state Ex: Off Set of transitions Each with condition Descries next states Ex: Has 5 transitions Set of actions Sets outputs in each state Ex: x=, x=, x=, and x= Inputs: ; Outputs: x x= Off x= On x= On2 x= On3 We often draw FSM graphically, known as state diagram Can also use tale (state tale), or textual languages Wintersemester 28/9 3
14 FSM Example: Secure Car Key Many new car keys include tiny computer chip When key turned, car s computer (under engine hood) requests identifier from key Key transmits identifier Else, computer doesn t start car FSM Wait until computer requests ID (a=) Transmit ID (in this case, ) r= Inputs: a; Outputs: r Wait a a K K2 K3 K4 r= r= r= r= Wintersemester 28/9 4
15 FSM Example: Secure Car Key (cont.) Nice feature of FSM Can evaluate output ehavior for different input sequence Timing diagrams show states and output values for different input waveforms r= Wait a a Inputs: a; K K2 K3 K4 r= r= r= r= Q: Determine states and r value for given input waveform: Outputs: r Inputs a State Wait Wait K K2 K3 K4 Wait Wait Inputs a State Wait Wait K K2 K3 K4 Wait K Outputs r Outputs r Wintersemester 28/9 5
16 Ex: Earlier Flight-Attendant Call Button Previously uilt using SR latch, then D flip-flop Capture desired it storage ehavior using FSM instead Clear and precise description of desired ehavior We ll later convert to a circuit Call utton Cancel utton Inputs: Call, Cncl Bit Storage Outputs: L Blue light Call' L= Call L= LightOff LightOn Cncl*Call' (Cncl*Call')' Wintersemester 28/9 6
17 How To Capture Desired Behavior as FSM List states Give meaningful names, show initial state Optionally add some transitions if they help Create transitions For each state, define all possile transitions leaving that state. Refine the FSM Execute the FSM mentally and make any needed improvements. Wintersemester 28/9 7
18 FSM Capture Example: Code Detector Unlock door (u=) only when uttons pressed in sequence: start, then red, lue, green, red Input from each utton: s, r, g, Also, output a indicates that some colored utton pressed Capture as FSM List states Some transitions included Start Red Green Blue Wait Wait for start utton u= s s' Start u= ar Red u= s r g a Wait for first colored utton Code detector a ag ar Blue Green u= u= u Door lock Inputs: s,r,g,,a Outputs: u Red2 u= Wintersemester 28/9 8
19 FSM Capture Example: Code Detector Capture as FSM List states Create transitions Start Red Green Blue s r g a Code detector u Door lock Wait Inputs: s,r,g,,a Outputs: u u= s u= ar Start a' s' ar' Red u= a Blue ag Green ar Red2 u= u= u= Wintersemester 28/9 9
20 FSM Capture Example: Code Detector Capture as FSM List states Create transitions Repeat for remaining states Refine FSM Mentally execute Works for normal sequence Check unusual cases What happens if all colored uttons pressed at once? Door opens! Change conditions: other uttons NOT pressed also u= s u= ar Wait Start Red u= a' s' Start Red Green Blue Wintersemester 28/9 s r g a Code detector ar' a' ag' ar' u Door lock Inputs: s,r,g,,a Outputs: u a ag ar Blue Green Red2 a' a' a' u= u= u= 2
21 FSM Capture Example: Code Detector Start Red Green Blue s r g a Code detector u Door lock u= s Wait Start u= ar'g' Red u= a' s' a(r'g')' a(r'g')' a(gr'')' a(r'g')' Inputs: s,r,g,,a Outputs: u ar'g' agr'' ar'g' Blue Green Red2 a' a' a' u= u= u= Wintersemester 28/9 2
22 Controller Design Converting FSM to sequential circuit Circuit called controller (Steuerwerk) Standard controller architecture State register stores encoding of current state Cominational logic computes outputs and next state from inputs and current state Rising clock edge takes controller to next state I FSM inputs General form Controller Cominational logic S m m-it state register m O FSM outputs N Wintersemester 28/9 22
23 Controller Design Process Step : Capture ehavior Step 2: Convert to circuit Step Capture the FSM 2A: Set up architecture 2B: Encode the states 2C: Fill in the truth tale 2D: Implement cominational logic Description Create an FSM that descries the desired ehavior of the controller. Use state register of appropriate width and cominational logic. The logic s inputs are the state register its and the FSM inputs; outputs are next state its and the FSM outputs. Assign unique inary numer (encoding) to each state. Usually use fewest its, assign encoding to each state y counting up in inary. Translate FSM to truth tale for cominational logic such that the logic will generate the outputs and next state signals for the given FSM. Implement the cominational logic using any method. Wintersemester 28/9 23
24 Controller Design: Laser Timer Example Step : Capture the FSM Already done Step 2A: Set up architecture 2-it state register (for 4 states) Input, output x Next state signals n, n Step 2B: Encode the states Any encoding with each state unique will work Inputs: ; Outputs: x x= Off FSM inputs x= x= x= On On2 On3 Cominational logic s s n n x FSM outputs a State register Wintersemester 28/9 24
25 Controller Design: Laser Timer Example (contd) Step 2C: Fill in truth tale Inputs: ; Outputs: x x= Off x= x= x= On On2 On3 FSM inputs Cominational logic s s n n x FSM outputs State register Wintersemester 28/9 25
26 Controller Design: Laser Timer Example (contd) Step 2D: Implement cominational logic FSM inputs Cominational logic s s n n x FSM outputs State register x = s + s (note that x= if s= or s=) n = s s + s s + ss + ss n = s s + ss n = s s + ss + ss n = s s + ss Wintersemester 28/9 26
27 Controller Design: Laser Timer Example (contd) Step 2D: Implement cominational logic (cont) FSM inputs Cominational Logic Cominational logic s s n n x FSM outputs x n State register n s s State register x = s + s n = s s + ss n = s s + ss Wintersemester 28/9 27
28 Understanding the Controller s Behavior x= Off x= x= x= On On2 On3 x= Off x= x= x= On On2 On3 x= Off x= x= x= On On2 On3 s s x n n s s x n n s s x n n State= State= State= Inputs: Outputs: x Wintersemester 28/9 28
29 Controller Example: Button Press Synchronizer cycle cycle2 cycle3 cycle4 i Button press synchronizer controller o Inputs: i Outputs: o Want simple sequential circuit that converts utton press to single cycle duration, regardless of length of time that utton was actually pressed We assumed such an ideal utton press signal in earlier example, like the utton in the laser timer controller Wintersemester 28/9 29
30 Controller Example: Button Press Synchronizer (contd) FSM inputs: i; FSM outputs: o i i i A B i C i i o= o= o= Step : Capture FSM FSM inputs: i; FSM outputs: o i i i i i i o= o= o= Step 2B: Encode states A B FSM inputs C unused Cominational logic Inputs Outputs s i s i Cominational logic s n n s State register o o n n FSM outputs Step 2C: Fill in truth tale Step 2A: Set up architecture n = s si + ssi n = s s i o = s si + s si = ss i Cominational logic s s State register Step 2D: Implement cominational logic o n n Wintersemester 28/9 3
31 Controller Example: Sequence Generator Want generate sequence,,,, (repeat) Each value for one clock cycle Common, e.g., to create pattern in 4 lights, or control magnets of a stepper motor Inputs: none; Outputs: w,x,y,z wxyz= wxyz= A B wxyz= D Step : Create FSM C wxyz= Step 2C: Fill in truth tale Cominational logic s s State register n n Step 2A: Set up architecture w = s x = ss y = s s z = s n = s xor s n = s Wintersemester 28/9 w xy z s s State register Inputs: none; Outputs: w,x,y,z wxyz= wxyz= A B wxyz= D C wxyz= Step 2B: Encode states Step 2D: Implement cominational logic n w x y z n 3
32 Controller Example: Secure Car Key Step Wait r= a Inputs: a; Outputs: r a K K2 K3 K4 r= r= r= r= a (from earlier example) r Step 2A Cominational logic s2 s s State register n2 n n Inputs: a; Outputs: r Step 2B r= a a r= r= r= r= We ll omit Step 2D Wintersemester 28/9 Step 2C 32
33 Converting a Circuit to FSM (Reverse Engineering) x What does this circuit do? s s State register Work ackwards n n y z 2D: Circuit to eqns y=s z = ss n=(s xor s)x n=(s *s )x 2C: Truth tale 2B: (Un)encode states Pick any state names you want 2A: Set up arch already done Wintersemester 28/9 : FSM (get from tale) x A D A yz= D yz= D yz= Outputs:y, z B C B yz= C yz= Inputs: x; Outputs:y, z x A B yz= x x x x C states with outputs and transitions states states with outputs yz= yz= 33
34 Moore vs. Mealy FSMs Moore Mealy FSM consists of state register and logic More detailed view Next state logic function of present state and FSM inputs Output logic If depends on present state only Moore FSM If depends in present state and FSM inputs Mealy FSM Wintersemester 28/9 34
35 Mealy FSMs may have fewer states Moore Inputs: enough (it) Outputs: d, clear (it) Mealy Inputs: enough (it) Outputs: d, clear (it) /d=, clear= Init Wait enough Init Wait d= clear= enough Disp enough enough/d= d= Inputs: enough State: I W W D I Inputs: enough State: I W W I Outputs: clear d Outputs: clear d Soda dispenser example: Initialize, wait until enough, dispense Moore: 3 states; Mealy: 2 states Wintersemester 28/9 35
36 Mealy vs. Moore Q: Which is Moore, and which is Mealy? A: Mealy on left, Moore on right Mealy outputs on arcs, meaning outputs are function of state AND INPUTS Moore outputs in states, meaning outputs are function of state only Inputs: ; Outputs: s, s, p Time /ss=, p= /ss=, p= Alarm /ss=, p= /ss=, p= Date /ss=, p= /ss=, p= Stpwch /ss=, p= /ss=, p= Mealy Inputs: ; Outputs: s, s, p Time ss=, p= S2 ss=, p= Alarm ss=, p= S4 ss=, p= Date ss=, p= S6 ss=, p= Stpwch ss=, p= S8 ss=, p= Moore Wintersemester 28/9 36
37 Mealy vs. Moore Tradeoff Mealy outputs change mid-cycle if input changes Note earlier soda dispenser example Mealy had fewer states, ut output d not for full cycle Represents a type of tradeoff Moore Inputs: enough (it) Outputs: d, clear (it) Init d= clear= Inputs: enough State: Outputs: clear d I Wait enough W W D enough I Disp d= Wintersemester 28/9 Inputs: enough (it) Outputs: d, clear (it) Init Inputs: enough State: Outputs: clear /d=, clear= d Wait I enough enough/d= W W I Mealy 37
38 Implementing a Mealy FSM Straightforward Convert to state tale Derive equations for each output Key difference from Moore: External outputs (d, clear) may have different value in same state, depending on input values Inputs: enough (it) Outputs: d, clear (it) / d=, clear= Init Wait enough /d= enough/d= Wintersemester 28/9 38
39 More on Flip-Flops and Controllers Non-ideal flip-flop ehavior Can t change flip-flop input too close to clock edge Setup time: time D must e stale efore edge Else, stale value not present at internal latch Hold time: time D must e held stale after edge Else, new value doesn t have time to loop around and stailize in internal latch D D setup time Setup time violation D C S D latch Q C D S u 2 hold time u R Q R Q Leads to oscillation! Grundlagen Q der Technische 5 6 Informatik Wintersemester 28/9 39
40 Initial State of a Controller All our FSMs had initial state But our sequential circuits did not Can accomplish using flip-flops with reset/set inputs Shown circuit initializes flip-flops to Designer must ensure resetcontroller input is during power up of circuit By electronic circuit design Controller with reset to initial state (assuming state Off was encoded as ). reset controller Inputs: x; Outputs: x= Off x= On State register x= On2 D Q D Q R Cominational logic Q s s S Q n n x= x On3 Wintersemester 28/9 4
41 Glitching Glitch: Temporary values on outputs that appear soon after input changes, efore stale new output values Designer must determine whether glitching outputs may pose a prolem If so, may consider adding flip-flops to outputs Delays output y one clock cycle, ut may e OK Called registered output Cominational logic s s State register x n n D flip-flop xr Laser timer controller with flip-flop to prevent glitches on x from unintentionally turning on laser Wintersemester 28/9 4
42 Was haen Sie heute gelernt? Zustandsautomat (FSM) Bildungsvorschrift zur Erstellung eines Models, welches das sequentielle Verhalten des Zustandsautomaten aildet Technik zur Üerführung des Models eines Zustandsautomaten in eine digitale Schaltung Wintersemester 28/9 42
Sequentielle Schaltelemente
equentielle chaltelemente Grundlagen der technischen Informatik Folien basierend auf F. Vahid und. Werner Review - Ranges for logical values Low: signal must be smaller than the upper border of the Low
More informationEECS150 - Digital Design Lecture 19 - Finite State Machines Revisited
EECS150 - Digital Design Lecture 19 - Finite State Machines Revisited April 2, 2013 John Wawrzynek Spring 2013 EECS150 - Lec19-fsm Page 1 Finite State Machines (FSMs) FSM circuits are a type of sequential
More informationCombinational vs Sequential
Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs Changing inputs changes outputs No regard for previous inputs
More informationChapter 5 Synchronous Sequential Logic
Chapter 5 Synchronous Sequential Logic Chih-Tsun Huang ( 黃稚存 ) http://nthucad.cs.nthu.edu.tw/~cthuang/ Department of Computer Science National Tsing Hua University Outline Introduction Storage Elements:
More informationCPS311 Lecture: Sequential Circuits
CPS311 Lecture: Sequential Circuits Last revised August 4, 2015 Objectives: 1. To introduce asynchronous and synchronous flip-flops (latches and pulsetriggered, plus asynchronous preset/clear) 2. To introduce
More informationCSE140: Components and Design Techniques for Digital Systems. More D-Flip-Flops. Tajana Simunic Rosing. Sources: TSR, Katz, Boriello & Vahid
CSE140: Components and esign Techniques for igital Systems More -Flip-Flops Tajana Simunic Rosing Where we are now. What we covered last time: SRAM cell, SR latch, latch, -FF What we ll do next: -FF review,
More informationLogic Design ( Part 3) Sequential Logic- Finite State Machines (Chapter 3)
Logic esign ( Part ) Sequential Logic- Finite State Machines (Chapter ) Based on slides McGraw-Hill Additional material 00/00/006 Lewis/Martin Additional material 008 Roth Additional material 00 Taylor
More informationDigital Logic Design Sequential Circuits. Dr. Basem ElHalawany
Digital Logic Design Sequential Circuits Dr. Basem ElHalawany Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs
More informationSequential Circuits. Output depends only and immediately on the inputs Have no memory (dependence on past values of the inputs)
Sequential Circuits Combinational circuits Output depends only and immediately on the inputs Have no memory (dependence on past values of the inputs) Sequential circuits Combination circuits with memory
More informationProblems with D-Latch
Problems with -Latch If changes while is true, the new value of will appear at the output. The latch is transparent. If the stored value can change state more than once during a single clock pulse, the
More informationMC9211 Computer Organization
MC9211 Computer Organization Unit 2 : Combinational and Sequential Circuits Lesson2 : Sequential Circuits (KSB) (MCA) (2009-12/ODD) (2009-10/1 A&B) Coverage Lesson2 Outlines the formal procedures for the
More informationChapter 6. Flip-Flops and Simple Flip-Flop Applications
Chapter 6 Flip-Flops and Simple Flip-Flop Applications Basic bistable element It is a circuit having two stable conditions (states). It can be used to store binary symbols. J. C. Huang, 2004 Digital Logic
More informationMore on Flip-Flops Digital Design and Computer Architecture: ARM Edition 2015 Chapter 3 <98> 98
More on Flip-Flops Digital Design and Computer Architecture: ARM Edition 2015 Chapter 3 98 Review: Bit Storage SR latch S (set) Q R (reset) Level-sensitive SR latch S S1 C R R1 Q D C S R D latch Q
More informationIntroduction to Digital Logic Missouri S&T University CPE 2210 Flip-Flops
Introduction to igital Logic Missouri S&T University CPE 2210 Flip-Flops Egemen K. Çetinkaya Egemen K. Çetinkaya epartment of Electrical & Computer Engineering Missouri University of Science and Technology
More informationComputer Architecture and Organization
A-1 Appendix A - Digital Logic Computer Architecture and Organization Miles Murdocca and Vincent Heuring Appendix A Digital Logic A-2 Appendix A - Digital Logic Chapter Contents A.1 Introduction A.2 Combinational
More informationproblem maximum score 1 28pts 2 10pts 3 10pts 4 15pts 5 14pts 6 12pts 7 11pts total 100pts
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Sciences EECS150 J. Wawrzynek Spring 2002 4/5/02 Midterm Exam II Name: Solutions ID number:
More informationWe are here. Assembly Language. Processors Arithmetic Logic Units. Finite State Machines. Circuits Gates. Transistors
CSC258 Week 5 1 We are here Assembly Language Processors Arithmetic Logic Units Devices Finite State Machines Flip-flops Circuits Gates Transistors 2 Circuits using flip-flops Now that we know about flip-flops
More informationCS8803: Advanced Digital Design for Embedded Hardware
CS883: Advanced Digital Design for Embedded Hardware Lecture 4: Latches, Flip-Flops, and Sequential Circuits Instructor: Sung Kyu Lim (limsk@ece.gatech.edu) Website: http://users.ece.gatech.edu/limsk/course/cs883
More informationPrinciples of Computer Architecture. Appendix A: Digital Logic
A-1 Appendix A - Digital Logic Principles of Computer Architecture Miles Murdocca and Vincent Heuring Appendix A: Digital Logic A-2 Appendix A - Digital Logic Chapter Contents A.1 Introduction A.2 Combinational
More informationUNIT IV. Sequential circuit
UNIT IV Sequential circuit Introduction In the previous session, we said that the output of a combinational circuit depends solely upon the input. The implication is that combinational circuits have no
More informationChapter 5: Synchronous Sequential Logic
Chapter 5: Synchronous Sequential Logic NCNU_2016_DD_5_1 Digital systems may contain memory for storing information. Combinational circuits contains no memory elements the outputs depends only on the inputs
More informationAdvanced Digital Logic Design EECS 303
Advanced Digital Logic Design EECS 303 http://ziyang.eecs.northwestern.edu/eecs303/ Teacher: Robert Dick Office: L477 Tech Email: dickrp@northwestern.edu Phone: 847 467 2298 Outline Introduction Reset/set
More informationUnit 11. Latches and Flip-Flops
Unit 11 Latches and Flip-Flops 1 Combinational Circuits A combinational circuit consists of logic gates whose outputs, at any time, are determined by combining the values of the inputs. For n input variables,
More informationSequential Logic. E&CE 223 Digital Circuits and Systems (A. Kennings) Page 1
Sequential Logic E&CE 223 igital Circuits and Systems (A. Kennings) Page 1 Sequential Circuits Have considered only combinational circuits in which circuit outputs are determined entirely by current circuit
More informationcascading flip-flops for proper operation clock skew Hardware description languages and sequential logic
equential logic equential circuits simple circuits with feedback latches edge-triggered flip-flops Timing methodologies cascading flip-flops for proper operation clock skew Basic registers shift registers
More informationDigital Circuit And Logic Design I. Lecture 8
Digital Circuit And Logic Design I Lecture 8 Outline Sequential Logic Design Principles (1) 1. Introduction 2. Latch and Flip-flops 3. Clocked Synchronous State-Machine Analysis Panupong Sornkhom, 2005/2
More informationDigital Circuit And Logic Design I
Digital Circuit And Logic Design I Lecture 8 Outline Sequential Logic Design Principles (1) 1. Introduction 2. Latch and Flip-flops 3. Clocked Synchronous State-Machine Panupong Sornkhom, 2005/2 2 1 Sequential
More informationSequential Logic Circuits
Sequential Logic Circuits By Dr. M. Hebaishy Digital Logic Design Ch- Rem.!) Types of Logic Circuits Combinational Logic Memoryless Outputs determined by current values of inputs Sequential Logic Has memory
More informationSoftware Engineering 2DA4. Slides 9: Asynchronous Sequential Circuits
Software Engineering 2DA4 Slides 9: Asynchronous Sequential Circuits Dr. Ryan Leduc Department of Computing and Software McMaster University Material based on S. Brown and Z. Vranesic, Fundamentals of
More informationEECS150 - Digital Design Lecture 15 Finite State Machines. Announcements
EECS150 - Digital Design Lecture 15 Finite State Machines October 18, 2011 Elad Alon Electrical Engineering and Computer Sciences University of California, Berkeley http://www-inst.eecs.berkeley.edu/~cs150
More information1. Convert the decimal number to binary, octal, and hexadecimal.
1. Convert the decimal number 435.64 to binary, octal, and hexadecimal. 2. Part A. Convert the circuit below into NAND gates. Insert or remove inverters as necessary. Part B. What is the propagation delay
More information11.1 As mentioned in Experiment 10, sequential logic circuits are a type of logic circuit where the output
EE 2449 Experiment JL and NWP //8 CALIFORNIA STATE UNIVERSITY LOS ANGELES Department of Electrical and Computer Engineering EE-2449 Digital Logic Lab EXPERIMENT SEQUENTIAL CIRCUITS Text: Mano and Ciletti,
More informationIntroduction to Sequential Circuits
Introduction to Sequential Circuits COE 202 Digital Logic Design Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals Presentation Outline Introduction to Sequential Circuits Synchronous
More informationEMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP
EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP 1 Chapter Overview Latches Gated Latches Edge-triggered flip-flops Master-slave flip-flops Flip-flop operating characteristics Flip-flop applications
More informationD Latch (Transparent Latch)
D Latch (Transparent Latch) -One way to eliminate the undesirable condition of the indeterminate state in the SR latch is to ensure that inputs S and R are never equal to 1 at the same time. This is done
More informationUNIT III. Combinational Circuit- Block Diagram. Sequential Circuit- Block Diagram
UNIT III INTRODUCTION In combinational logic circuits, the outputs at any instant of time depend only on the input signals present at that time. For a change in input, the output occurs immediately. Combinational
More informationIntroduction to Digital Logic Missouri S&T University CPE 2210 Exam 2 Logistics
Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 2 Logistics Egemen K. Çetinkaya Egemen K. Çetinkaya Department of Electrical & Computer Engineering Missouri University of Science and
More informationChapter Contents. Appendix A: Digital Logic. Some Definitions
A- Appendix A - Digital Logic A-2 Appendix A - Digital Logic Chapter Contents Principles of Computer Architecture Miles Murdocca and Vincent Heuring Appendix A: Digital Logic A. Introduction A.2 Combinational
More information2 Sequential Circuits
2 2.1 State Diagrams and General Form 0/0 1/0 Start State 0 /0 1/1 State 1 /1 0/1 State Diagram of a Change Detector ( Mealy-machine). The output Y assumes 1 whenever the input X has changed. Otherwise
More informationDigital Design, Kyung Hee Univ. Chapter 5. Synchronous Sequential Logic
Chapter 5. Synchronous Sequential Logic 1 5.1 Introduction Electronic products: ability to send, receive, store, retrieve, and process information in binary format Dependence on past values of inputs Sequential
More informationFinal Exam review: chapter 4 and 5. Supplement 3 and 4
Final Exam review: chapter 4 and 5. Supplement 3 and 4 1. A new type of synchronous flip-flop has the following characteristic table. Find the corresponding excitation table with don t cares used as much
More informationRS flip-flop using NOR gate
RS flip-flop using NOR gate Triggering and triggering methods Triggering : Applying train of pulses, to set or reset the memory cell is known as Triggering. Triggering methods:- There are basically two
More informationLecture 11: Synchronous Sequential Logic
Lecture 11: Synchronous Sequential Logic Syed M. Mahmud, Ph.D ECE Department Wayne State University Aby K George, ECE Department, Wayne State University Contents Characteristic equations Analysis of clocked
More informationFlip-Flops. Because of this the state of the latch may keep changing in circuits with feedback as long as the clock pulse remains active.
Flip-Flops Objectives The objectives of this lesson are to study: 1. Latches versus Flip-Flops 2. Master-Slave Flip-Flops 3. Timing Analysis of Master-Slave Flip-Flops 4. Different Types of Master-Slave
More informationCombinational / Sequential Logic
Digital Circuit Design and Language Combinational / Sequential Logic Chang, Ik Joon Kyunghee University Combinational Logic + The outputs are determined by the present inputs + Consist of input/output
More informationLogic Design. Flip Flops, Registers and Counters
Logic Design Flip Flops, Registers and Counters Introduction Combinational circuits: value of each output depends only on the values of inputs Sequential Circuits: values of outputs depend on inputs and
More informationRS flip-flop using NOR gate
RS flip-flop using NOR gate Triggering and triggering methods Triggering : Applying train of pulses, to set or reset the memory cell is known as Triggering. Triggering methods:- There are basically two
More informationComputer Science 324 Computer Architecture Mount Holyoke College Fall Topic Notes: Sequential Circuits
Computer Science 324 Computer Architecture Mount Holyoke College Fall 2007 opic Notes: Sequential Circuits Let s think about how life can be bad for a circuit. Edge Detection Consider this one: What is
More informationChapter 8 Sequential Circuits
Philadelphia University Faculty of Information Technology Department of Computer Science Computer Logic Design By 1 Chapter 8 Sequential Circuits 1 Classification of Combinational Logic 3 Sequential circuits
More informationThe word digital implies information in computers is represented by variables that take a limited number of discrete values.
Class Overview Cover hardware operation of digital computers. First, consider the various digital components used in the organization and design. Second, go through the necessary steps to design a basic
More informationExperiment 8 Introduction to Latches and Flip-Flops and registers
Experiment 8 Introduction to Latches and Flip-Flops and registers Introduction: The logic circuits that have been used until now were combinational logic circuits since the output of the device depends
More informationChapter 5 Sequential Circuits
Logic and omputer Design Fundamentals hapter 5 Sequential ircuits Part 1 Storage Elements and Sequential ircuit Analysis harles Kime & Thomas Kaminski 2008 Pearson Education, Inc. (Hyperlinks are active
More informationIntroduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1
2007 Introduction BK TP.HCM FLIP-FLOP So far we have seen Combinational Logic The output(s) depends only on the current values of the input variables Here we will look at Sequential Logic circuits The
More informationChapter 11 State Machine Design
Chapter State Machine Design CHAPTER OBJECTIVES Upon successful completion of this chapter, you will be able to: Describe the components of a state machine. Distinguish between Moore and Mealy implementations
More informationName Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers
EEE 304 Experiment No. 07 Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers Important: Submit your Prelab at the beginning of the lab. Prelab 1: Construct a S-R Latch and
More informationCHAPTER 4: Logic Circuits
CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits
More informationLecture 8: Sequential Logic
Lecture 8: Sequential Logic Last lecture discussed how we can use digital electronics to do combinatorial logic we designed circuits that gave an immediate output when presented with a given set of inputs
More informationFLIP-FLOPS AND RELATED DEVICES
C H A P T E R 5 FLIP-FLOPS AND RELATED DEVICES OUTLINE 5- NAND Gate Latch 5-2 NOR Gate Latch 5-3 Troubleshooting Case Study 5-4 Digital Pulses 5-5 Clock Signals and Clocked Flip-Flops 5-6 Clocked S-R Flip-Flop
More informationCSE Latches and Flip-flops Dr. Izadi. NOR gate property: A B Z Cross coupled NOR gates: S M S R Q M
CSE-4523 Latches and Flip-flops Dr. Izadi NOR gate property: A B Z A B Z Cross coupled NOR gates: S M S R M R S M R S R S R M S S M R R S ' Gate R Gate S R S G R S R (t+) S G R Flip_flops:. S-R flip-flop
More informationNH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS
NH 67, Karur Trichy Highways, Puliyur C.F, 639 114 Karur District DEPARTMENT OF ELETRONICS AND COMMUNICATION ENGINEERING COURSE NOTES SUBJECT: DIGITAL ELECTRONICS CLASS: II YEAR ECE SUBJECT CODE: EC2203
More informationCSE115: Digital Design Lecture 23: Latches & Flip-Flops
Faculty of Engineering CSE115: Digital Design Lecture 23: Latches & Flip-Flops Sections 7.1-7.2 Suggested Reading A Generic Digital Processor Building Blocks for Digital Architectures INPUT - OUTPUT Interconnect:
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 6 Following the slides of Dr. Ahmed H. Madian ذو الحجة 1438 ه Winter
More informationComputer Science 324 Computer Architecture Mount Holyoke College Fall Topic Notes: Sequential Circuits
Computer Science 324 Computer Architecture Mount Holyoke College Fall 2009 opic Notes: Sequential Circuits Let s think about how life can be bad for a circuit. Edge Detection Consider this one: What is
More informationCS8803: Advanced Digital Design for Embedded Hardware
Copyright 2, 23 M Ciletti 75 STORAGE ELEMENTS: R-S LATCH CS883: Advanced igital esign for Embedded Hardware Storage elements are used to store information in a binary format (e.g. state, data, address,
More informationChapter. Synchronous Sequential Circuits
Chapter 5 Synchronous Sequential Circuits Logic Circuits- Review Logic Circuits 2 Combinational Circuits Consists of logic gates whose outputs are determined from the current combination of inputs. Performs
More informationCHAPTER 4: Logic Circuits
CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits
More information`COEN 312 DIGITAL SYSTEMS DESIGN - LECTURE NOTES Concordia University
`OEN 32 IGITL SYSTEMS ESIGN - LETURE NOTES oncordia University hapter 5: Synchronous Sequential Logic NOTE: For more eamples and detailed description of the material in the lecture notes, please refer
More informationFPGA Implementation of Sequential Logic
ECE 428 Programmable ASIC Design FPGA Implementation of Sequential Logic Haibo Wang ECE Department Southern Illinois University Carbondale, IL 62901 8-1 Sequential Circuit Model Combinational Circuit:
More informationEKT 121/4 ELEKTRONIK DIGIT 1
EKT 121/4 ELEKTRONIK DIGIT 1 Kolej Universiti Kejuruteraan Utara Malaysia Bistable Storage Devices and Related Devices Introduction Latches and flip-flops are the basic single-bit memory elements used
More information(CSC-3501) Lecture 7 (07 Feb 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement
Seung-Jong Park (Jay) http://www.csc.lsu.edu/~sjpark Computer Architecture (CSC-3501) Lecture 7 (07 Feb 2008) 1 Announcement 2 1 Combinational vs. Sequential Logic Combinational Logic Memoryless Outputs
More informationChapter 3 Unit Combinational
EE 200: Digital Logic Circuit Design Dr Radwan E Abdel-Aal, COE Logic and Computer Design Fundamentals Chapter 3 Unit Combinational 5 Registers Logic and Design Counters Part Implementation Technology
More informationLogic and Computer Design Fundamentals. Chapter 7. Registers and Counters
Logic and Computer Design Fundamentals Chapter 7 Registers and Counters Registers Register a collection of binary storage elements In theory, a register is sequential logic which can be defined by a state
More informationELE2120 Digital Circuits and Systems. Tutorial Note 7
ELE2120 Digital Circuits and Systems Tutorial Note 7 Outline 1. Sequential Circuit 2. Gated SR Latch 3. Gated D-latch 4. Edge-Triggered D Flip-Flop 5. Asynchronous and Synchronous reset Sequential Circuit
More informationReview of digital electronics. Storage units Sequential circuits Counters Shifters
Review of digital electronics Storage units Sequential circuits ounters Shifters ounting in Binary A counter can form the same pattern of 0 s and 1 s with logic levels. The first stage in the counter represents
More informationSynchronous Sequential Logic. Chapter 5
Synchronous Sequential Logic Chapter 5 5-1 Introduction Combinational circuits contains no memory elements the outputs depends on the inputs Synchronous Sequential Logic 5-2 5-2 Sequential Circuits Sequential
More informationUniversidad Carlos III de Madrid Digital Electronics Exercises
1. Complete the chronogram for the circuit given in the figure. inst7 NOT A INPUT VCC AND2 inst5 DFF D PRN Q CLRN inst XOR inst2 TFF PRN T Q CLRN inst8 OUTPUT OUTPUT Q Q1 CLK INPUT VCC CLEARN INPUT VCC
More informationIntroduction to Microprocessor & Digital Logic
ME262 Introduction to Microprocessor & Digital Logic (Sequential Logic) Summer 2 Sequential Logic Definition The output(s) of a sequential circuit depends d on the current and past states of the inputs,
More informationINTRODUCTION TO SEQUENTIAL CIRCUITS
NOTE: Explanation Refer Class Notes Digital Circuits(15EECC203) INTRODUCTION TO SEQUENTIAL CIRCUITS by Nagaraj Vannal, Asst.Professor, School of Electronics Engineering, K.L.E. Technological University,
More informationDigital Logic Design I
Digital Logic Design I Synchronous Sequential Logic Mustafa Kemal Uyguroğlu Sequential Circuits Asynchronous Inputs Combinational Circuit Memory Elements Outputs Synchronous Inputs Combinational Circuit
More informationECE 25 Introduction to Digital Design. Chapter 5 Sequential Circuits ( ) Part 1 Storage Elements and Sequential Circuit Analysis
EE 25 Introduction to igital esign hapter 5 Sequential ircuits (5.1-5.4) Part 1 Storage Elements and Sequential ircuit Analysis Logic and omputer esign Fundamentals harles Kime & Thomas Kaminski 2008 Pearson
More informationSynchronous Sequential Logic
Synchronous Sequential Logic ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2012 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Outlines Sequential
More informationFlip-Flops and Sequential Circuit Design
Flip-Flops and Sequential Circuit Design ECE 52 Summer 29 Reading ssignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7.5 T Flip-Flop 7.5. Configurable Flip-Flops 7.6
More informationChapter 3 Unit Combinational
EE 2: igital Logic ircuit esign r Radwan E Abdel-Aal, OE Logic and omputer esign Fundamentals hapter 3 Unit ombinational 4 Sequential Logic esign ircuits Part Implementation Technology and Logic esign
More informationCHAPTER1: Digital Logic Circuits
CS224: Computer Organization S.KHABET CHAPTER1: Digital Logic Circuits 1 Sequential Circuits Introduction Composed of a combinational circuit to which the memory elements are connected to form a feedback
More informationVignana Bharathi Institute of Technology UNIT 4 DLD
DLD UNIT IV Synchronous Sequential Circuits, Latches, Flip-flops, analysis of clocked sequential circuits, Registers, Shift registers, Ripple counters, Synchronous counters, other counters. Asynchronous
More informationDigital Circuit Engineering
Digital Circuit Engineering 2nd Distributive ( + A)( + B) = + AB Circuits that work in a sequence of steps Absorption + A = + A A+= THESE CICUITS NEED STOAGE TO EMEMBE WHEE THEY AE STOAGE D MU G M MU S
More informationDigital Circuits ECS 371
igital Circuits ECS 371 r. Prapun Suksompong prapun@siit.tu.ac.th Lecture 17 Office Hours: BK 3601-7 Monday 9:00-10:30, 1:30-3:30 Tuesday 10:30-11:30 1 Announcement Reading Assignment: Chapter 7: 7-1,
More informationAdministrative issues. Sequential logic
Administrative issues Midterm #1 will be given Tuesday, October 29, at 9:30am. The entire class period (75 minutes) will be used. Open book, open notes. DDPP sections: 2.1 2.6, 2.10 2.13, 3.1 3.4, 3.7,
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 7 Following the slides of Dr. Ahmed H. Madian محرم 1439 ه Winter
More informationCS 151 Final. Instructions: Student ID. (Last Name) (First Name) Signature
CS 151 Final Name Student ID Signature :, (Last Name) (First Name) : : Instructions: 1. Please verify that your paper contains 19 pages including this cover. 2. Write down your Student-Id on the top of
More informationSwitching Theory And Logic Design UNIT-IV SEQUENTIAL LOGIC CIRCUITS
Switching Theory And Logic Design UNIT-IV SEQUENTIAL LOGIC CIRCUITS Sequential circuits Classification of sequential circuits: Sequential circuits may be classified as two types. 1. Synchronous sequential
More informationCHAPTER 6 COUNTERS & REGISTERS
CHAPTER 6 COUNTERS & REGISTERS 6.1 Asynchronous Counter 6.2 Synchronous Counter 6.3 State Machine 6.4 Basic Shift Register 6.5 Serial In/Serial Out Shift Register 6.6 Serial In/Parallel Out Shift Register
More informationECE 341. Lecture # 2
ECE 341 Lecture # 2 Instructor: Zeshan Chishti zeshan@pdx.edu October 1, 2014 Portland State University Announcements Course website reminder: http://www.ece.pdx.edu/~zeshan/ece341.htm Homework 1: Will
More informationSynchronous Sequential Logic
Synchronous Sequential Logic ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2017 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Outlines Sequential
More informationDIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS
COURSE / CODE DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS One common requirement in digital circuits is counting, both forward and backward. Digital clocks and
More informationEE292: Fundamentals of ECE
EE292: Fundamentals of ECE Fall 2012 TTh 10:00-11:15 SEB 1242 Lecture 23 121120 http://www.ee.unlv.edu/~b1morris/ee292/ 2 Outline Review Combinatorial Logic Sequential Logic 3 Combinatorial Logic Circuits
More informationSequential logic. Circuits with feedback. How to control feedback? Sequential circuits. Timing methodologies. Basic registers
equential logic equential circuits simple circuits with feedback latches edge-triggered flip-flops Timing methodologies cascading flip-flops for proper operation clock skew Basic registers shift registers
More informationIntroduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics
Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics Egemen K. Çetinkaya Egemen K. Çetinkaya Department of Electrical & Computer Engineering Missouri University of Science and
More informationLogic Design II (17.342) Spring Lecture Outline
Logic Design II (17.342) Spring 2012 Lecture Outline Class # 05 February 23, 2012 Dohn Bowden 1 Today s Lecture Analysis of Clocked Sequential Circuits Chapter 13 2 Course Admin 3 Administrative Admin
More informationMODULE 3. Combinational & Sequential logic
MODULE 3 Combinational & Sequential logic Combinational Logic Introduction Logic circuit may be classified into two categories. Combinational logic circuits 2. Sequential logic circuits A combinational
More information