Soft Error Derating Computation in Sequential Circuits
|
|
- Trevor Alexander
- 5 years ago
- Views:
Transcription
1 Soft Error Derting Computtion in Sequentil Circuits Hossein Asdi Northestern University, ECE Dept. Boston, MA Mehdi B. Thoori Northestern University, ECE Dept. Boston, MA ABSTRACT Soft error tolernt design becomes more crucil due to exponentil increse in the vulnerbility of computer systems to soft errors. Accurte estimtion of soft error rte (SER), the probbility of system filure due to soft errors, is key fctor in design of cost-effective soft error resilient systems. We present very fst nd ccurte pproch bsed on enhnced sttic timing nlysis nd signl probbilities to estimte the probbility of ltching n incorrect vlue in the system bistbles (timing derting). Experimentl results nd comprison with fult injections using timing ccurte Monte- Crlo simultions show tht the ccurcy of our pproch is within 1% while orders of mgnitude fster. Ctegories nd Subject Descriptors B.2.3 [Performnce nd Relibility]: Relibility, Testing, nd Fult-Tolernce 1. INTRODUCTION Improvements in device scling, trnsistor density nd system speed of CMOS technology come t the expense of incresed vulnerbility of these systems to soft errors. Soft errors, lsoknownssingle Event Upsets (SEUs), re the min relibility thret of digitl systems. Soft Error Rte (SER) is defined s the system filure rte due to SEUs. Even if SER per bit remins constnt with technology scling, the SER per chip will increse exponentilly due to the increse in the number of trnsistors per chip, i.e. Moore s lw. Recent studies show tht the soft error vulnerbility of combintionl logic components will soon become comprble with tht of sequentil elements (SRAM cells, flip-flops, nd ltches) [5]. Accurte SER estimtion is essentil to develop efficient soft error tolernt schemes nd to determine the contribution of design components to the overll system SER. An erroneous system stte occurs in the following scenrio [4]. A prticle strike cuses glitch t the output of the gte (Nominl FIT), this glitch propgtes through the com- bintionl logic to the flip-flop inputs (Logic Derting), nd finlly this erroneous glitch is cptured in flip-flop, i.e. the erroneous trnsient must hve sufficient overlp with the ltching window of the flip-flop (Timing Derting). Therefore, the error rte of node in digitl circuit is computed s Nominl FIT Logic Derting T iming Derting. Unlike logic derting estimtion which only requires sttic nlysis, estimtion of timing derting needs dynmic nlysis of trnsient propgtion. Specificlly, for logic derting estimtion bsed on fult injection, smple of fult sites (e.g. gte outputs) re selected nd for ech error site, smple of input vectors re fult simulted. However, for timing derting estimtion, new dimension is dded in which the erroneous trnsient pulse t the fult site hs to be injected t rndom time within the clock period. As result, fult injection for timing derting estimtion is orders of mgnitude more tedious nd less ccurte thn logic derting estimtion. This work focuses on estimtion of timing derting fctor in sequentil circuits in SER estimtion flow. We present n nlyticl technique for logic-timing derting estimtion which elimintes the need for time-consuming (fult) simultions. The proposed technique is bsed on n enhnced sttic timing nlysis method to compute ll propgted wveforms from struck gte (error site) to rechble flipflops nd clculte the probbility of ltching n incorrect vlue in flip-flop. We lso exploit technique bsed on signl probbility vlues to estimte the propgtion probbilities of erroneous vlues (or trnsient pulses) from the error site to rechble ltches nd flip-flops. Algorithms for the estimtion of the ltching probbilities of erroneous trnsients re provided. We lso nlyze the dependency of the overll ccurcy of the proposed method to the ccurcy of signl probbility vlues. The rest of this pper is orgnized s follows. Sec. 2 reviews the previous work on SER estimtion techniques. In Sec. 3, the proposed logic nd timing derting estimtion pproch is presented. In Sec. 4, experimentl results re presented. Finlly, Sec. 5 concludes the pper. Permission to mke digitl or hrd copies of ll or prt of this work for personl or clssroom use is grnted without fee provided tht copies re not mde or distributed for profit or commercil dvntge nd tht copies ber this notice nd the full cittion on the first pge. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission nd/or fee. ICCAD 06, November 5-9, 2006, Sn Jose, CA Copyright 2006 ACM /06/ $ PREVIOUS WORK Previous logic-timing derting estimtion methods cn be ctegorized into two groups. The first group uses fult injection bsed on rndom vector simultion pproches [3, 4, 6, 8]. Since the ccurcy of such pproches depends on the rtio of the number of injected fults nd simulted vectors to the totl number of possible error sites nd vector spce, it is very hrd to chieve resonble ccurcy using these
2 techniques. The execution time for logic derting estimtion of node in lrge circuits exponentilly increses with the size of the circuit. Hence, logic derting estimtion of lrger circuits becomes intrctble nd very inccurte using fult injection techniques. The second group uses n pproch bsed on Binry Decision Digrm (BDD) for SER estimtion [7]. Although this pproch might be ble to chieve more ccurte results compred to simultion-bsed methods, it hs still exponentil time complexity for lrge circuits, especilly with reconvergent fnouts. An nlyticl pproch to ccurtely estimte sttic logic derting in combintionl circuits ws proposed in our previous work [1, 2]. The proposed method gives liner computtionl time complexity nd computes the logic derting fctor orders of mgnitude fster thn simultion-bsed methods. 3. TIMING -LOGIC DERATING ESTIMA- TION If prticle with sufficient energy hits prticulr gte nd cuses bit flip t the output of this gte, we cll this gte s the error site. Bsed on structurl pths from the error site to the rechble primry outputs nd flip-flops, we cn ctegorize nets (signl lines) nd gtes in the circuit s follows [1, 2]. An on-pth signl is net on pth from the error site to rechble output. Also, n on-pth gte is defined s gte with t lest one on-pth input. An off-pth signl is net tht is not on-pth nd is n input of n on-pth gte. Assume tht prticle strike cretes full swing glitch with pulse width w t time t t the output of gte g i,s shown in Fig 1. Also, ssume tht there is only one pth from this gte to flip-flop j. Depending on the vlue of other signls in the circuit, this erroneous trnsient my or my not propgte to the input of j. If it propgtes, then glitch with width w t time t will pper t the input of this flip-flop. t t depends on the propgtion dely long the pth from g i to j,ndw depends on the vrious rise nd fll trnsition delys for the gtes long this pth. SEU A SP B =0.2 B t w off-pth signls D C SP C =0.4 Figure 1: Propgtion of trnsient through unique pth to flip-flop For computing the propgtion probbility (PP) of the erroneous glitch, we use the estimtion method presented in our previous work [1, 2]. Consider the exmple shown in Fig 1 in which there is only one pth from the error site to n output. As we trverse this pth gte by gte, the propgtion probbility from n on-pth input of gte to its output depends on the type of the gte nd the signl probbility of the other off-pth signls. In this exmple, the propgtion probbility for the glitch to propgte to the output of gte D (AND gte) is the product of the probbility of the output of gte B being 1 nd the propgtion E t' w' 498 probbility t its input (1 0.2 = 0.2). Similrly, the propgtion probbility t the output of gte E (OR gte) is clculted s 0.2 (1 SP C)= =0.12. Note tht we ssume tht the vlue of ll signls other thn on-pth signls re stble, i.e. no other signl is mking trnsition. This ssumption is used throughout the pper. The ltching probbility (LP) is defined s the probbility tht n erroneous vlue is cptured in rechble flip-flop. Once the durtion of the propgted erroneous glitch to the input of flip-flop is obtined, LP cn be clculted bsed on the setup (S) nd hold (H) time of the flip-flop, glitch width (W ), nd clock period (T ): LP = S+H+W.Figure2shows T the ltching window. Error propgtion probbility (EPP) is clculted s the product of propgtion probbility nd ltching probbility, i.e. EPP = PP LP. overlp window = W + S + H W S T Figure 2: Ltching window In generl, there cn be multiple pths from gte g i (error site) to flip-flop j. In this cse, there is t lest one gte long the pth in which the trnsient ppers on t lest two inputs of tht gte. In this sitution, the shpe of the propgted erroneous wveform due to simple glitch t the output of g i my not be simple glitch. The shpe of the propgted wveform depends on the prticulr pths which propgte the trnsient nd reltive propgtion delys of these pths. Figure 3 shows n exmple in which there re multiple pths from the error site to the flip-flip. There re three possible propgtion scenrios: 1) propgtion through only the NAND gte, 2) propgtion through only the OR gte, nd 3) propgtion through both pths. Even if we consider simple gte dely model (the dely of ech gte is shown inside the gte in this figure), there re five possible wveforms tht cn pper t the input of the flip-flops, plus one cse of no propgtion t ll. The top wveform t the input of the flip-flop is due to the propgtion through only the NAND gte. If the output of the OR gte is 0, then the sme wveform is propgted since the reconvergent gte is XOR. If the output of the OR gte is 1, then the inverted wveform will be propgted (not shown). If the wveform is propgted through both pths, then the shpe of the wveform is not single glitch (middle wveform). Finlly, if the glitch is propgted through only the OR gte, then the bottom wveform or its inverted will pper t the input of the flip-flop, depending on the output vlue of the NAND gte. SEU 1 2 H 2 W (inverted) (inverted) Figure 3: Propgtion of trnsient through reconvergent pths
3 This simple exmple shows tht depending upon the possible propgtion pths from the error site to rechble flip-flop, vrious wveforms cn pper t the input of the flip-flop. For ech propgtion scenrio, the error probbility is the product of the propgtion probbility nd the ltching probbility for tht prticulr cse. The overll EPP is clculted s follows: EPP gi j =1 ll propgted wveforms k (1 PP k LP k ) In the following subsections, we explin how to compute ll possible erroneous wveforms nd their corresponding propgtion probbilities. 3.1 Propgtion Probbility For estimtion of the propgtion probbility, we use n pproch similr to [1, 2]. Here we explin how to perform sttic error propgtion nlysis. In Sec. 3.2, this is expnded for dynmic error propgtion nlysis, i.e. propgtion of erroneous trnsients (glitches). In generl network of logic gtes in which there re reconvergent pths from n error site to prticulr rechble flip-flop or primry output, the polrities of propgted erroneous vlues, with respect to the erroneous vlue t the error site, must be considered. Therefore, the propgtion probbility from the error site to the output of reconvergent gte depends on not only the type of the gte nd the signl probbilities of the off-pth signls, but lso the polrities of the propgted error on the on-pth signls. In the presence of errors, the sttus of ech signl cn be expressed with four vlues: 0: no error is propgted to this signl line nd the signl hs n error-free vlue of 0. 1: no error is propgted to this signl line nd it hs logic vlue of 1. : the signl hs n erroneous vlue with the sme polrity s the originl erroneous vlue t the error site (denoted by ). ā: the signl hs n erroneous vlue, but the erroneous vlue hs n opposite polrity compred to the erroneous vlue t the error site (denoted by ā). Bsed on this four-vlue logic, we cn redefine propgtion rules for ech logic gte. These probbilities, denoted by P (U i), Pā(Ui), P 1(U i), nd P 0(U i), re explined s follows: P (U i)(pā(ui)) is the probbility tht the erroneous vlue is propgted from the error site to U i with n even (odd) number of inversions. P 1(U i)(p 0(U i)) is the probbility of node U i being 1 (0). In this cse, the error is msked nd not propgted. Note tht P (U i)=p (U i)+pā(ui)+p 1(U i)+p 0(U i)=1. Since the polrities of propgted errors re considered, propgtion probbilities t the output of reconvergent gtes re correctly clculted. The propgtion computtion rules for elementry gtes, AND, OR, ndnot,reshownin Tble 1. Propgtion rules for other logic gtes cn be derived ccordingly. These propgtion rules re used for ech gte rechble from the error site in level by level order. Therefore, ll error propgtion probbilities cn be clculted in only one pss. More detils cn be found in [1, 2]. 499 Tble 1: Output propgtion probbility rules for elementry gtes GATE RULE AND P 1(out) = n P1(Xi) P (out) = n [P1(Xi)+P(Xi)] P1(out) Pā(out) = n [P1(Xi)+Pā(Xi)] P1(out) P 0(out) =1 [P 1(out)+P (out)+pā(out)] OR P 0(out) = n P0(Xi) P (out) = n [P0(Xi)+P(Xi)] P0(out) Pā(out) = n [P0(Xi)+Pā(Xi)] P0(out) P 1(out) =1 [P 0(out)+P (out)+pā(out)] NOT P 1(out) =P 0(input), P 0(out) =P 1(input) P (out) =Pā(input), Pā(out) =P (input) 3.2 Ltching Probbility The objective here is to compute ll possible erroneous wveforms t the input of ech rechble flip-flop j due to glitch (with prticulr width w) t the output of gte g i (error site) cused by n SEU. Note tht the initil trnsient pulse width cn be determined bsed on the energy of the prticle (the mount of injected chrge), type nd size of the gte, nd the technology prmeters. A glitch t the output of gte g i strting t time t with pulse width w cn be expressed s two trnsition events t time t nd t + w on the error site, respectively. Depending upon the polrity of the glitch, the first event is rising (flling) nd the second event is flling (rising) trnsition. We use modified version of sttic timing nlysis in which we compute ll events t the outputs of ll on-pth gtes due to these two events t the error site. Ech event is described s pir of time nd polrity (flling or rising). Since the error-free stte of gte g i is sttisticl vrible, the erroneous trnsient could either be positive or negtive glitch. Therefore, the injected glitch cn be expressed by two events s follows. The first event cn be either flling or rising trnsition. The second event hs to be the opposite of the first event. This wy, n erroneous trnsient cn be described without specifying the error-free stte of g i. We use nottion similr to wht we used in Sec We denote the first event of the glitch s nd the second glitch s ā (s the opposite of the first event). So, we put the events (, t) nd(ā, t + w) t the output of gte g i to represent n erroneous trnsient with pulse width w. The events re propgted level by level, bsed on their distnce from g i. The level of ech gte is defined s one plus the mximum level of its input, ssuming tht the level of g i is zero. The sme propgtion rules presented in Tble 1 re used strting from the error site to ll rechble flipflop. However, we need to perform these propgtion rules on timed events. The gtes re processed bsed on their levels in their incresing order. The events t the output of ech gte cn be determined bsed on the events t its input, type of the gte, nd the gte dely model. This wy, we cn clculte the event list Event List(g) forech on-pth gte g. Once the event list t the input of ech rechble flip-flop j is clculted, we cn generte ll possible wveforms tht cn be resulted from propgtion of [(, t), (ā, t + w)] t g i. A propgted wveform t j input cn be obtined from series of to ā events (or lterntively from ā to events) in Event List( j). By enumerting ll such series, ll propgted wveforms will be clculted. As n
4 exmple, consider the following event list t flip-flop input: {(, t 1), (ā, t 2), (, t 3), (ā, t 4)}, wheret 1 <t 2 <t 3 <t 4. Possible wveforms include [(, t 1), (ā, t 2)],[(, t 3), (ā, t 4)], [(, t 1), (ā, t 4)],[(ā, t 2), (, t 3)], nd [(, t 1), (ā, t 2), (, t 3), (ā, t 4)]. However, [(, t 1), (ā, t 2), (, t 3)] is not vlid wveform since strts nd ends by events. Figure 4 shows n exmple of this pproch to propgte ll events from the error site to the rechble flip-flop. Since ll possible events will be considered in the event list of ech gte, one could rgue tht the size of this list could be excessively lrge. We looked t the mximum size of the event lists for some of the simulted circuits in our experiments. Our results show tht the mximum size of event lists for ISCAS 89 benchmrk circuits vries between 13 (for s298) to 217 (for s35932). Therefore, the size of the event lists is trctble. 3.3 Algorithm Algorithm 1 shows the overll procedure s explined in Sec For ech gte (considered s n error site) in the circuit, ll its structurlly rechble flip-flips re extrcted. The event list s well s the probbility of ech event is propgted from the error site to rechble flip-flops. Bsed on the event list t the input of ech flip-flop, the possible wveforms re computed to obtin propgtion nd ltching probbilities. Timing-logic derting due to SEUs t this error site is clculted bsed on these probbilities. The overll circuit derting cn be obtined bsed on the derting of ech individul gte. Note tht the glitch pulse width must be specified s n input to this procedure. 1 Algorithm:Timing Derting Computtion 2 w: Glitch-Width 3 TD: Timing-Derting fctor 4 for ech gte G i do 5 List(G i ) Extrct on-pth gtes rechble from G i 6 List(G i ) Sort List(G i ) bsed on distnce from G i 7 Event List(G i ) Add Event(,time=t); 8 Event List(G i ) Add Event(ā, time=t + w); 9 for ech gte G j in List(G i ) do 10 for ech input (k) ofgteg j do 11 Event List(G j ).Add event list(k); 12 end 13 for ech event E in Event List(G j ) do 14 Apply propgtion rules(e); /*see Tble 1*/ 15 end 16 end 17 TD(G i ) 1; 18 for ech Flip-Flop ( j ) in List(G i ) do 19 TD Gi j 0; 20 for ech vlid wveform (p k )in Event List( j ) do 21 PP k Propgtion Probbility(p k ); 22 LP k Ltching Probbility(p k ); 23 TD Gi j TD Gi j + PP k LP k ; 24 end 25 TD(G i ) TD(G i ) (1 TD Gi j ); 26 end 27 TD(G i ) 1 TD(G i ); 28 end Algorithm 1: Timing Derting Computtion 3.4 Electricl Msking Effect The mgnitude (height) of the erroneous glitch cn be ttenuted while propgting through logic stges. This is known s electricl msking nd ffects SER. To consider 500 this effect, logic librry cells cn be pre-chrcterized for different prticle chrge vlues. For ech librry cell, n electricl ttenution fctor lookup tble cn be obtined bsed on cell fnout cpcitnce nd SEU pulse width nd height. The logicl msking fctor needs to be multiplied by the ttenution fctor when computing P (U i)ndpā(ui). As propgtion probbility tble (Tble 1) is used to obtin the propgtion probbilities t the output of ech gte using the corresponding vlues t the inputs of tht gte, the ttenution lookup tbles re used to compute the mgnitudes of the propgted vlues t the output of the gte bsed on the mgnitudes of the trnsients t the inputs of the gte nd the fnout of the gte. 4. EXPERIMENTAL RESULTS In order to verify the ccurcy of the proposed technique, we hve developed fult injection engine bsed on Monte- Crlo (MC) simultions. For given glitch width, we hve injected glitches t the output of gtes t different times during the clock period. The rndom vribles re the struck gte nd the time of the glitch. Timing ccurte logic simultion determines if the injected glitch cn be cptured in ny flip-flop. The MC simultion termintes if the ccurcy of the estimted derting flls within pre-defined confidence intervl (in our experiments, the mximum vrince is 5% nd the confidence level is 99%). The proposed pproch ws implemented nd pplied to ISCAS 89 sequentil benchmrk circuits. All experiments hve been performed on the DELL Precision 450 system equipped with 2 GB min memory. Figure 5 shows the run time for both Monte-Crlo simultion nd our proposed pproch including signl probbility (SP) clcultion time. Note tht the Y-xis in this figure is logrithmic. On verge, the proposed method is 31,000 times fster thn the MC simultion pproch. The run time of our pproch for the lrgest ISCAS 89 circuits is only 5 minutes. Figure 6 shows the ccurcy of the proposed pproch compred to the MC simultion method. The ccurcy is compred using different vrinces (ccurcies) of SP vlues used in the proposed method. Note tht the run-time for SP estimtion is exponentilly relted to the required ccurcy of the vlues. However, these results confirm tht the overll ccurcy of the proposed method is not considerbly sensitive to the ccurcy of SP vlues. In other words, it is possible to use less ccurte SP vlues (trctble for lrge circuits) to chieve resonbly ccurte SER. The results show tht the ccurcy of our presented pproch is within 1% of the MC pproch. 5. CONCLUSIONS Soft errors due to single event upsets re the min relibility thret of digitl systems. Estimtion of soft error rte in sequentil circuits is very chllenging since computing the probbility of n erroneous system stte requires dynmic nlysis of trnsients. As result, fult injection methods become completely intrctble. In this pper, we hve proposed combined logic nd timing derting estimtion method in sequentil circuits. The proposed technique uses n enhnced sttic timing nlysis to derive ll possible erroneous wveforms propgted from struck gte to rechble flip-flops nd clcultes the probbility of ltching n incorrect vlue in flip-flops. We
5 SEU Glitch width = 1 A B SP A =0.3 SP B =0.2 D C 5 6 SP C =0.3 T=5: P(D) = 0.2()+0.8(0) T=6: P(D) = 0.2()+0.8(0) SP D =0.1 SP SP E =0.7 G = E T=3: P(A) = 1() G T=0: P(A) = 1() T=1: P(A) = 1() T=4: P(A) = 1() T=8: P(G) = 0.7()+0.3(0) F SP T=9: P(G) = 0.7()+0.3(0) F =0.7 T=13: P(H) = 0.28(0)+0.07()+0.65(1) T=14: P(H) = 0.28(0)+0.07()+0.65(1) T=16: P(H) = 0.168(0)+0.532()+0.3(1) T=17: P(H) = 0.168(0)+0.392()+0.042()+0.398(1) H SP H = prob = 0.07*0.07*0.468*0.566= prob = 0.93*0.93*0.532*0.392= prob = 0.07*0.93*0.532*0.566= prob = 0.93*0.07*0.468*0.392= Figure 4: Exmple: Event propgtion, genertion of ll possible propgted wveform, nd propgtion probbilities Time (seconds) (log) s298 s344 SP time Our pproch time MC sim time s349 s382 s386 s400 s420 s444 s510 s526 s641 s713 s820 s832 s838 s953 s1196 s1238 s1423 s1488 s1494 s35932 verge Figure 5: Execution times for the MC simultion pproch, SP computtion, nd the proposed method (for n injected pulse width of 50 ps) Derting Fctor s27 s298 Our pproch: SP vrince=0.02, confidence level=99% Our pproch: SP vrince=0.04, confidence level=99% Our pproch: SP vrince=0.08, confidence level=99% MC Simultion: vrince=0.02, confidence level=99% s344 s349 s382 s386 s400 s420 s444 s510 s526 s641 s713 s820 s832 s838 s953 s1196 s1238 s1423 s1488 s1494 s35932 verge Figure 6: Comprison of the ccurcy of the MC simultion with our pproch using different SP vrinces (for n injected pulse width of 50 ps) lso exploit technique bsed on signl probbility to estimte propgtion probbilities. Experimentl results nd comprison with timing ccurte Monte-Crlo simultions show tht our proposed technique is 4-5 orders of mgnitude fster while the difference in ccurcy is lmost 1% on verge. 6. REFERENCES [1] G. Asdi nd M. B. Thoori, An Accurte SER Estimtion Method Bsed on Propgtion Probbility, Proc. Design Automtion nd Test in Europe Conf., pp , Mrch [2] G. Asdi nd M. B. Thoori, An Anlyticl Approch for Soft Error Rte Estimtion In Digitl Circuits, Proc. Intl. Symp. on Circuits nd Systems, pp , My [3] K. Mohnrm nd N. A. Toub, Cost-Effective Approch for Reducing Soft Error Filure Rte in Logic Circuits, Proc. Int l 501 Test Conf., pp , [4] H. T. Nguyen nd Y. Ygil, A Systemtic Approch to SER Estimtion nd Solutions, Proc. Intl. Relibility Physicl Symp., pp , [5] P. Shivkumr, M. Kistler, S.W. Keckler, D. Burger, nd L. Alvisi, Modeling the Effect of Technology Trends on the Soft Error Rte of Combintoril Logic, Proc. Int l Conf. on Dependble Systems nd Networks, pp , [6] M. Zhng nd N. R. Shnbhg, A Soft Error Rte Anlysis (SERA) Methodology, Proc. Intl. Conf. on Computer-Aided Design, pp , Nov [7] B. Zhng nd M. Orshnsky, Symbolic Simultion of the Propgtion nd Filtering of Trnsient Fulty Pulses, Proc. SELSE Workshop, Urbn-Chmpign, April [8] Q. Zhou nd K. Mohnrm, Cost-Effective Rdition Hrdening Technique for Combintionl Logic, Proc. Intl. Conf. on Computer-Aided Design, pp , Nov
Chapter 5. Synchronous Sequential Logic. Outlines
Chpter 5 Synchronous Sequentil Logic Outlines Sequentil Circuits Ltches Flip-Flops Anlysis of Clocke Sequentil Circuits Stte Reuction n Assignment Design Proceure 2 5. Sequentil Circuits Sequentil circuits
More informationTAU 2013 Variation Aware Timing Analysis Contest
TAU 2013 Vrition Awre Timing Anlysis Contest Debjit Sinh 1, Luís Guerr e Silv 2, Ji Wng 3, Shesh Rghunthn 4, Dileep Netrbile 5, nd Ahmed Shebit 6 1;5 IBM Systems nd Technology Group, 1 Hopewell Junction/
More informationChapter 3: Sequential Logic Design -- Controllers
Chpter 3: Sequentil Logic Design -- Controllers Slides to ccompny the textbook, First Edition, by, John Wiley nd Sons Publishers, 27. http://www.ddvhid.com Copyright 27 Instructors of courses requiring
More informationECE 274 Digital Logic. Digital Design. Sequential Logic Design Controller Design: Laser Timer Example
ECE 274 Digitl Logic Sequentil Logic Design Sequentil Logic Design Process Digitl Design 3.4 3.5 Digitl Design Chpter 3: Sequentil Logic Design -- Controllers Slides to ccompny the tetook Digitl Design,
More informationCPE 200L LABORATORY 2: DIGITAL LOGIC CIRCUITS BREADBOARD IMPLEMENTATION UNIVERSITY OF NEVADA, LAS VEGAS GOALS:
CPE 200L LABORATORY 2: DIGITAL LOGIC CIRCUITS BREADBOARD IMPLEMENTATION DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING UNIVERSITY OF NEVADA, LAS VEGAS GOALS: In this l, the sic logic circuits will e
More informationECE 274 Digital Logic. Digital Design. Datapath Components Registers. Datapath Components Register with Parallel Load
ECE 274 igitl Logic Multifunction Registers igitl esign 4. 4.2 igitl esign Chpter 4: Slides to ccompny the textbook igitl esign, First Edition, by Frnk Vhid, John Wiley nd Sons Publishers, 27. http://www.ddvhid.com
More informationReverse Iterative Deepening for Finite-Horizon MDPs with Large Branching Factors
Reverse Itertive Deepening for Finite-Horizon MDPs with Lrge Brnching Fctors Andrey Kolobov Peng Di Musm Dniel S. Weld {kolobov, dipeng, musm, weld}@cs.wshington.edu Dept. of Computer Science nd Engineering
More informationAnswers to Exercise 3.3 (p. 76)
Answers to Exercise 3.3 (p. 76) First of ll, check to see tht you hve weighted your dtset with the vrible WTCORRCT (see Figure 2.5 on p. 52 for how to do this). Once this hs been done, you then need to
More informationarxiv: v2 [cs.sd] 13 Dec 2016
Towrds computer-ssisted understnding of dynmics in symphonic music rxiv:1612.02198v2 [cs.sd] 13 Dec 2016 Mrten Grchten 1, Crlos Edurdo Cncino-Chcón 2, Thssilo Gdermier 2 nd Gerhrd Widmer 1,2 1 Deprtment
More informationHave they bunched yet? An exploratory study of the impacts of bus bunching on dwell and running times.
1 1 1 1 1 1 1 1 0 1 0 1 0 1 Hve they bunched yet? An explortory study of the impcts of bus bunching on dwell nd running times Dvid Verbich School of Urbn Plnning Fculty of Engineering McGill University
More informationLecture 3: Circuits & Layout
Lecture 3: Circuits & Lyout Slides courtesy of eming Chen Slides sed on the initil set from vid Hrris CMOS VLSI esign Outline CMOS Gte esign Pss Trnsistors CMOS Ltches & Flip-Flops Stndrd Cell Lyouts Stick
More informationGRABLINKTM. FullTM. - DualBaseTM. - BaseTM. GRABLINK Full TM. GRABLINK DualBase TM. GRABLINK Base TM
GRLINKTM FullTM - DulseTM - setm Full-Fetured se, Medium nd Full Cmer Link Frme Grbbers GRLINK Full TM GRLINK Dulse TM GRLINK se TM www.euresys.com info@euresys.com Copyright 011 Euresys s.. elgium. Euresys
More informationMapping Arbitrary Logic Functions into Synchronous Embedded Memories For Area Reduction on FPGAs
Mpping Aritrry Logic Functions into Synchronous Emedded Memories For Are Reduction on FPGAs Gordon R. Chiu, Deshnnd P. Singh, Vlvn Mnohrrjh, nd Stephen D. Brown Toronto Technology Center, Alter Corportion
More informationOutline. Circuits & Layout. CMOS VLSI Design
CMO VLI esign Circuits & Lyout Outline Brief History CMO Gte esign Pss Trnsistors CMO Ltches & Flip-Flops tndrd Cell Lyouts tick igrms lide 2 Brief History 958: First integrted circuit Flip-flop using
More informationChapter 1: Introduction
Chpter : Introduction Slides to ccompny the textbook, First Edition, by, John Wiley nd Sons Publishers, 7. http://www.ddvhid.com Copyright 7 Instructors of courses requiring Vhid's textbook (published
More informationHomework 1. Homework 1: Measure T CK-Q delay
Homework Find the followin for 3nm, 9nm, 65nm nd 45nm, 32nm, 22nm MO technoloies Effective chnnel lenth Equivlent nd physicl oxide thickness upply volte (Vdd) rw the lyout for the followin Flip-Flop (use
More informationINPUT CAPTURE WITH ST62 16-BIT AUTO-RELOAD TIMER
APPLICATION NOTE INPUT CAPTURE WITH ST62 -BIT AUTO-RELOAD TIMER by -bit Micro Appliction Tem 1 INTRODUCTION This note presents how to use the ST62 -bit Auto-Relod Timer (ARTimer) to mesure durtions or
More informationSequencer devices. Philips Semiconductors Programmable Logic Devices
hilips emiconductors rogrmmle Logic Devices equencer devices INTODUTION Ten yers go, in their serch for strightforwrd solution to complex sequentil prolems, hilips emiconductors originted rogrmmle Logic
More informationApplication Support. Product Information. Omron STI. Support Engineers are available at our USA headquarters from
Omron STI Appliction Support Thnk you for your interest in Omron STI products. Plese contct Omron STI with your ppliction questions. Support Engineers re vilble t our U hedqurters from 4:00.m. until 5:00
More informationPRACTICE FINAL EXAM T T. Music Theory II (MUT 1112) w. Name: Instructor:
Music Theory II (MUT 1112) w Nme: Instructor: PRACTICE FINAL EXAM Prt-writing (45 minutes; 40%) Complete the prtil progression below with pproprite chord symbols. (There my be more thn one correct nswer.)
More informationTAP 413-1: Deflecting electron beams in a magnetic field
TAP 413-1: Deflecting electron bems in mgnetic field Circulr control Mgnetic fields re often used to steer bems of chrged prticles, in situtions from teleision tube to lrge-scle prticle ccelertor. The
More informationVISUAL IDENTITY GUIDE
VISUAL IDENTITY GUIDE contents Bsic Section Visul Identity System Bsic Prt Appliction Section Visul Identity System Appliction Prt 1.1 Logo System Design 1.1.1 Stndrd Color Grphics of The Logo 1.1.2 Stndrd
More informationDIGITAL EFFECTS MODULE OWNER'S MANUAL
DIGITL EFFECTS MODULE OWNER'S MNUL Introduction Thnk you for purchsing the DEP (bbrev For: Digitl Effects Processor) To tke full dvntge of the DEP's functions, nd to enjoy long nd trouble-free use, plese
More informationLOGICAL FOUNDATION OF MUSIC
LOGICAL FOUNDATION OF MUSIC philosophicl pproch Im Anfng wr die Tt Goethe, Fust CARMINE EMANUELE CELLA cecily@liero.it www.cryptosound.org NATURE OF MUSICAL KNOWLEDGE Musicl knowledge cn e thought s complex
More informationPolitecnico di Torino. Porto Institutional Repository
Politenio i Torino Porto Institutionl Repository [Proeeing] Single-Event Upset nlysis n Protetion in High Spee Ciruits riginl Cittion: Hosseiny M., Lofti-Kmrn P., i Ntle G., i Crlo S., enso., Prinetto
More informationApplications to Transistors
CS/EE1012 INTRODUCTION TO COMPUTER ENGINEERING SPRING 2013 LAYERED COMPUTER DESIGN 1. Introduction CS/EE1012 will study complete computer system, from pplictions to hrdwre. The study will e in systemtic,
More informationSeSSION 9. This session is adapted from the work of Dr.Gary O Reilly, UCD. Session 9 Thinking Straight Page 1
G N I K N I THmily TrHeeT FSTRAIG SeSSION 9 This session is dpted from the work of Dr.Gry O Reilly, UCD Session 9 Thinking Stright Pge 1 Lerning Objectives ful thinking tht To look t how we cn spot unhelp
More informationSafety Relay Unit G9SB
Sfety Rely Unit CSM DS_E_4_1 Ultr Slim Sfety Rely Unit Models of width 17.5 mm vilble with 2 or 3 poles. Models of width 22.5 mm with 3 poles lso vilble. Conforms to EN stndrds. (TÜV pprovl) DIN trck mounting
More informationBefore Reading. Introduce Everyday Words. Use the following steps to introduce students to Nature Walk.
Nture Wlk Objectives 15 Before Reding Demonstrte understnding of the orgniztion nd bsic fetures of print Recognize nd red grde-pproprite irregulrly spelled words Red on-level text orlly with ccurcy pproprite
More informationExplosion protected add-on thermostat
Dt Sheet 605051 Pge 1/7 Explosion protected dd-on thermostt ATH-EXx type series Prticulrities 10 A contct rting cn be directly fitted in zone 1, 2, 21 nd 22 optionl -50 C used Control rnges from -20 to
More informationCPSC 121: Models of Computation Lab #2: Building Circuits
CSC 121: Models of Computti L #2: Building Circuits Ojectives In this l, ou will get more eperience with phsicl logic circuits using The Mgic Bo. You will lso get our first eposure to Logisim, tool for
More informationSynchronising Word Problem for DFAs
Synchronising Word Prolem for DFAs Automt Theory nd Computility Rghunndn M. A. Deprtment of Computer Science nd Automtion Indin Institute of Science, nglore rghunndn.m@gmil.com August 26, 2011 Tle of Contents
More informationDRAFT. Vocal Music AOS 2 WB 3. Purcell: Music for a While. Section A: Musical contexts. How is this mood achieved through the following?
Purcell: Music for While Section A: Musicl contexts Like the Bch Brndenurg Concerto No. 5 in Workook 1, this song y Henry Purcell ws composed during the Broque er. To understnd the music it is helpful
More informationTHE SOLAR NEIGHBORHOOD. XV. DISCOVERY OF NEW HIGH PROPER MOTION STARS WITH 0B4 yr 1 BETWEEN DECLINATIONS 47 AND 00
The Astronomicl Journl, 130:1658 1679, 2005 October # 2005. The Americn Astronomicl Society. All rights reserved. Printed in U.S.A. A THE SOLAR NEIGHBORHOOD. XV. DISCOVERY OF NEW HIGH PROPER MOTION STARS
More informationARCHITECTURAL CONSIDERATION OF TOPS-DSP FOR VIDEO PROCESSING. Takao Nishitani. Tokyo Metropolitan University
ARCHITECTURAL CONSIDERATION OF TOPS-DSP FOR VIDEO PROCESSING Tko Nishitni Tokyo Metropolitn University nishitni@eei.metro-u.c.jp ABSTRACT Possible DSP chip rchitecture with Ter-Opertions-Per - Second processing
More informationPredicted Movie Rankings: Mixture of Multinomials with Features CS229 Project Final Report 12/14/2006
Predicted ovie Rnkings: ixtre of ltinomils with Fetres CS229 Project Finl Report 2/4/2006 Introdction H Ji Chew Dimitris Economo Rlene Yng hji@stnford.ed dimeco@stnford.ed rlene@stnford.ed The Netflix
More informationA Proposed Keystream Generator Based on LFSRs. Adel M. Salman Baghdad College for Economics Sciences
A Proposed Keystrem Genertor Bsed on LFSRs Adel M Slmn Bghdd College for Economics Sciences 1 2 2012 مجلة كلية بغداد للعلوم الاقتصادية الجامعة العدد الرابع و الثلاثون UAbstrct A strem cipher is system
More informationOutline. Annual Sales. A Brief History. Transistor Types. Invention of the Transistor. Lecture 1: Circuits & Layout. Introduction to CMOS VLSI Design
Introduction to MO VLI esin Lecture : ircuits & Lyout vid Hrris Outline rief History MO Gte esin Pss Trnsistors MO Ltches & Flip-Flops tndrd ell Lyouts tick irms Hrvey Mudd ollee prin lide rief History
More informationThe Official IDENTITY SYSTEM. A Manual Concerning Graphic Standards and Proper Implementation. As developed and established by the
The Officil ISKCON IDENTITY SYSTEM A Mnul Concerning Grphic Stndrds nd Proper Implementtion As developed nd estlished y the COMMUNICATIONS DEPARTMENT of the INTERNATIONAL SOCIETY FOR KRISHNA CONSCIOUSNESS
More informationCorporate Logo Guidelines
Corporte Logo Guidelines The llpy logo Inspirtion The logo is inspired by llpy s commitment to the world of secure nd complete pyment services. The solid circle surrounding the nme represents bullet proof
More informationPhosphor: Explaining Transitions in the User Interface Using Afterglow Effects
Phosphor: Explining Trnsitions in the User Interfce Using Afterglow Effects Ptrick Budisch, Desney Tn, Mxime Collom, Dn Roins, Ken Hinckley, Mneesh Agrwl, Shengdong Zho, Gonzlo Rmos To cite this version:
More informationGenerating lyrics with the variational autoencoder and multi-modal artist embeddings
Generting lyrics with the vritionl utoencoder nd multi-modl rtist embeddings Olg Vechtomov, Hreesh Bhuleyn, Amirpsh Ghbussi, Vineet John University of Wterloo, ON, Cnd {ovechtom,hpllik,ghbuss,vineet.john}@uwterloo.c
More informationVOCAL MUSIC I * * K-5. Red Oak Community School District Vocal Music Education. Vocal Music Program Standards and Benchmarks
INTEGRATIONS: CE=Creer Eduction; CM=Communiction Skills; GE=Glol Eduction; HOTS=Higher Order Thinking Skills; LS=Lerning & Studying; MCGF=Multiculturl/Gender Fir; T=Technology Vocl Music Progrm Stndrds
More informationBinaural and temporal integration of the loudness of tones and noises
Perception & Psychophysics 1989. 46 (2), 155-166 Binurl nd temporl integrtion of the loudness of tones nd noises DANIEL ALGOM John B. Pierce Foundtion Lbortory, New Hven, Connecticut Yle University, New
More informationSafety Relay Unit G9SB
Sfety Rely Unit CSM DS_E_6_1 Ultr Slim Sfety Rely Unit Models of width 17.5 mm vilble with 2 or 3 poles. Models of width 22.5 mm with 3 poles lso vilble. Conforms to EN stndrds. (TÜV pprovl) DIN trck mounting
More informationPitch I. I. Lesson 1 : Staff
Pitch Lesson 1 : Stff n this lesson you will lern bout the five-line stff, pitches nd notes, noteheds, scending nd descending motion, steps nd leps, ledger lines. Music is written on five-line stff: five
More informationWE SERIES DIRECTIONAL CONTROL VALVES
WE SERIES DIRECTIONL CONTROL VLVES ISO4401 Size 03 ulletin 80340- DESIGNTION PGE Fetures nd Generl Description 3 Specifictions 4 Operting Limits 5 Tle of Contents Performnce Dt 6 Stndrd Models 7-8 Dimensions
More information1. Connect the wall transformer to the mating connector on the Companion. Plug the transformer into a power outlet.
I/ PUTTIG THE QRP COMPAIO O THE AIR 1. Connect the wll trnsformer to the mting connector on the Compnion. Plug the trnsformer into power outlet. 2. Plug the cord lbeled 12 VDC OUTPUT into the QRP PLUS
More informationIntroduction. APPLICATION NOTE 712 DS80C400 Ethernet Drivers. Jun 06, 2003
Mxim > Design Support > Technicl Documents > Appliction Notes > Microcontrollers > APP 712 Keywords: DS80C400, ethernet drivers, ethernet controller, TCP/IP router, source code, MII, MAC, PHY, ethernet
More informationMODELING OF BLOCK-BASED DSP SYSTEMS Dong-Ik Ko and Shuvra S. Bhattacharyya
MODELING OF BLOCK-BASED DSP SYSTEMS Dong-Ik Ko nd Shuvr S. Bhttchryy Deprtment of Electricl nd Computer Engeerg, nd Institute for Advnced Computer Studies University of Mrylnd, College Prk, 20742, USA
More informationPanel-mounted Thermostats
sles@jumo.co.uk info.us@jumo.net Dt Sheet 602010 Pge 1/7 Pnel-mounted Thermostts ETH Series Specil fetures Version ccording to DIN EN 14597 Pressure Equipment Directive 97/23/EC Brief description Pnel-mounted
More informationInteractions of Folk Melody and Transformational (Dis)continuities in Chen Yi s Ba Ban
Interctions of Folk Melody nd Trnsformtionl (Dis)continuities in Chen Yi s B Bn John Roeder University of British Columi Chinese twelvetone composers ] vried esthetic principles re t the core of their
More informationViaLite SatComs Fibre Optic Link
ViLite StComs Fibre Optic Link User Mnul LRx-L-HB- 8 CR2874 14/04/11 Pulse Power & Mesurement Ltd, 65 Shrivenhm Hundred Business Prk, Wtchfield, Swindon, Wiltshire SN68TY, UK Tel +44 (0)1793 784389 Fx
More informationDesign of a High Frequency Dual Modulus Prescaler using Efficient TSPC Flip Flop using 180nm Technology
Design of a High Frequency Dual Modulus Prescaler using Efficient TSPC Flip Flop using 180nm Technology Divya shree.m 1, H. Venkatesh kumar 2 PG Student, Dept. of ECE, Nagarjuna College of Engineering
More informationSYNCHRONOUS DERIVED CLOCK AND SYNTHESIS OF LOW POWER SEQUENTIAL CIRCUITS *
SYNCHRONOUS DERIVED CLOCK AND SYNTHESIS OF LOW POWER SEUENTIAL CIRCUITS * Wu Xunwei (Department of Electronic Engineering Hangzhou University Hangzhou 328) ing Wu Massoud Pedram (Department of Electrical
More informationElectrospray Ionization Ion MoMlity Spectrometry
Anl. Chem. 199466, 2348-2355 Electrospry Ioniztion Ion MoMlity Spectrometry Dou(lw er Milllpore Corportion, Wters Chrmtogrphy Division, 34 Mpie Street, Milford, Msschusetts 0 1757 Yong Hong Chen, Wn K.
More informationPERFORMANCE ANALYSIS OF AN EFFICIENT PULSE-TRIGGERED FLIP FLOPS FOR ULTRA LOW POWER APPLICATIONS
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology ISSN 2320 088X IMPACT FACTOR: 5.258 IJCSMC,
More informationYour Summer Holiday Resource Pack: English
Messge Activity to Prents: Sheet The summer holidys re here! To help keep your child entertined, we ve put together Summer Holidy Resource Pck. It s een produced to reduce summer holidy lerning loss nd
More informationlookbook Higher Education
Higher Eduction Higher Eduction Introduction Your digitl signge success hinges on creting unique nd integrted cmpus experience for students, fculty, lumni nd visitors. The ever-expnding rnge of solutions
More informationChapter 2 Social Indicators Research and Health-Related Quality of Life Research
Chpter 2 Socil Indictors Reserch nd Helth-Relted Qulity o Lie Reserch Alex C. Michlos Introduction Reserch relted to qulity-o-lie ought to beneit rom eorts o reserchers trined in diverse disciplines, ddressing
More informationECE321 Electronics I
ECE321 Electronics I Lecture 25: Sequential Logic: Flip-flop Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Tuesday 2:00-3:00PM or by appointment E-mail: pzarkesh.unm.edu Slide: 1 Review of Last
More informationReduction of Clock Power in Sequential Circuits Using Multi-Bit Flip-Flops
Reduction of Clock Power in Sequential Circuits Using Multi-Bit Flip-Flops A.Abinaya *1 and V.Priya #2 * M.E VLSI Design, ECE Dept, M.Kumarasamy College of Engineering, Karur, Tamilnadu, India # M.E VLSI
More informationLogic. Andrew Mark Allen March 4, 2012
Logic Andrew Mark Allen - 05370299 March 4, 2012 Abstract NAND gates and inverters were used to construct several different logic gates whose operations were investigate under various inputs. Then the
More informationDIGITAL ELECTRONICS: LOGIC AND CLOCKS
DIGITL ELECTRONICS: LOGIC ND CLOCKS L 6 INTRO: INTRODUCTION TO DISCRETE DIGITL LOGIC, MEMORY, ND CLOCKS GOLS In this experiment, we will learn about the most basic elements of digital electronics, from
More informationArea Efficient Pulsed Clock Generator Using Pulsed Latch Shift Register
International Journal for Modern Trends in Science and Technology Volume: 02, Issue No: 10, October 2016 http://www.ijmtst.com ISSN: 2455-3778 Area Efficient Pulsed Clock Generator Using Pulsed Latch Shift
More informationVLSI Technology used in Auto-Scan Delay Testing Design For Bench Mark Circuits
VLSI Technology used in Auto-Scan Delay Testing Design For Bench Mark Circuits N.Brindha, A.Kaleel Rahuman ABSTRACT: Auto scan, a design for testability (DFT) technique for synchronous sequential circuits.
More informationDigital Circuits I and II Nov. 17, 1999
Physics 623 Digital Circuits I and II Nov. 17, 1999 Digital Circuits I 1 Purpose To introduce the basic principles of digital circuitry. To understand the small signal response of various gates and circuits
More informationAbstract 1. INTRODUCTION. Cheekati Sirisha, IJECS Volume 05 Issue 10 Oct., 2016 Page No Page 18532
www.ijecs.in International Journal Of Engineering And Computer Science ISSN: 2319-7242 Volume 5 Issue 10 Oct. 2016, Page No. 18532-18540 Pulsed Latches Methodology to Attain Reduced Power and Area Based
More informationWeighted Random and Transition Density Patterns For Scan-BIST
Weighted Random and Transition Density Patterns For Scan-BIST Farhana Rashid Intel Corporation 1501 S. Mo-Pac Expressway, Suite 400 Austin, TX 78746 USA Email: farhana.rashid@intel.com Vishwani Agrawal
More informationAutomatic Repositioning Technique for Digital Cell Based Window Comparators and Implementation within Mixed-Signal DfT Schemes
utomti Repositioning Tehnique for Digitl ell sed Window omprtors nd Implementtion within Mixed-Signl DfT Shemes D. De Venuto DEE- Politenio di ri, Itly, d.devenuto@polib.it M. J. Ohletz MI Semiondutor,
More informationA Modified Static Contention Free Single Phase Clocked Flip-flop Design for Low Power Applications
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.8, NO.5, OCTOBER, 08 ISSN(Print) 598-657 https://doi.org/57/jsts.08.8.5.640 ISSN(Online) -4866 A Modified Static Contention Free Single Phase Clocked
More informationlookbook Transportation - Airports
Trnsporttion - Airports Trnsporttion - Airports Introduction By using digitl signge for generl informtion, wyfinding, lerts nd dvertising in key loctions, irports cn elevte their brnd imge nd provide experiences
More informationUNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering. EEC180A DIGITAL SYSTEMS I Winter 2006
UNIVERSIT OF CLIFORNI, DVIS Department of Electrical and Computer Engineering EEC180 DIGITL SSTEMS I Winter 2006 L 5: STTIC HZRDS, LTCHES ND FLIP-FLOPS The purpose of this lab is to introduce a phenomenon
More informationFault Detection And Correction Using MLD For Memory Applications
Fault Detection And Correction Using MLD For Memory Applications Jayasanthi Sambbandam & G. Jose ECE Dept. Easwari Engineering College, Ramapuram E-mail : shanthisindia@yahoo.com & josejeyamani@gmail.com
More informationLCD Data Projector VPL-S500U/S500E/S500M
LCD Dt Projector VPL-S500U/S500E/S500M Sony presents to you... In tody s world it is esy to crete n impctful nd colorful presenttion full of chrts grphics video clips nd nimtions. To deliver these effective
More informationwalking. Rhythm is one P-.bythm is as Rhythm is built into our pitch, possibly even more so. heartbeats, or as fundamental to mu-
Ir melody- is sung without its rhythm, it immeditely loses much of its essence. P-.bythm is s fundmentl to mu- sic s pitch, possibly even more so. Rhythm is built into our bodies s hertbets, or s the motion
More informationLUT Design Using OMS Technique for Memory Based Realization of FIR Filter
International Journal of Emerging Engineering Research and Technology Volume. 2, Issue 6, September 2014, PP 72-80 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) LUT Design Using OMS Technique for Memory
More informationEECS 270 Final Exam Spring 2012
EECS 270 Final Exam Spring 2012 Name: unique name: Sign the honor code: I have neither given nor received aid on this exam nor observed anyone else doing so. Scores: Page # Points 2 /20 3 /12 4 /10 5 /15
More informationA New Concept of Providing Telemetry Data in Real Time
The Spce Congress Proceedings 1967 (4th) Spce Congress Proceedings Apr 3rd, 12: AM A New Concept of Providing Telemetry Dt in Rel Time John M. Bllock Pn Americn World Airwys, GMRD, Ptrick Air Force Bse,
More informationStandards Overview (updated 7/31/17) English III Louisiana Student Standards by Collection Assessed on. Teach in Collection(s)
Stndrds Overview (updted 7/31/17) 2017-2018 English III Louisin Student Stndrds y Collection Tech in Collection(s) Stndrd Numer Wording of Stndrd 1 2 3 4 5 6 Assessed on E.O.C. Test RL.1 RL.2 RL.3 RL.4
More informationGoing beyond the limit of an LCD s color gamut
OPEN (17) 6, e17043; doi:1038/ls.17.43 Officil journl of the CIOMP 47-7538/17 www.nture.com/ls ORIGINAL ARTICLE Going eyond the limit of n LCD s color gmut Hi-Wei Chen 1, Rui-Dong Zhu 1, Jun He 1, Wei
More informationPower Optimization by Using Multi-Bit Flip-Flops
Volume-4, Issue-5, October-2014, ISSN No.: 2250-0758 International Journal of Engineering and Management Research Page Number: 194-198 Power Optimization by Using Multi-Bit Flip-Flops D. Hazinayab 1, K.
More informationCMST 220 PUBLIC SPEAKING
CMST 220 PUBLIC SPEKING RED G. METZGER, INSTRUCTOR OICE: RINIER 213 PHONE: 253-964-6659 fmetzger@pierce.ctc.edu O V E R V I E W PUBLIC SPEKING IS N OPPORTUNITY TO LOOK GOOD IN RONT O PEOPLE. LL YOUR LIE
More informationTEST PATTERN GENERATION USING PSEUDORANDOM BIST
TEST PATTERN GENERATION USING PSEUDORANDOM BIST GaneshBabu.J 1, Radhika.P 2 PG Student [VLSI], Dept. of ECE, SRM University, Chennai, Tamilnadu, India 1 Assistant Professor [O.G], Dept. of ECE, SRM University,
More information1 --FORMAT FOR CITATIONS & DOCUMENTATION-- ( ) YOU MUST CITE A SOURCE EVEN IF YOU PUT INFORMATION INTO YOUR OWN WORDS!
1 --FORMAT FOR CITATIONS & DOCUMENTATION-- (2014-2015) YOU MUST CITE A SOURCE EVEN IF YOU PUT INFORMATION INTO YOUR OWN WORDS! -----SEE LAST PAGE FOR SUMMARIES AND PARAPHRASES----- Tle of Contents 1. Source
More informationDesign of Shift Register Using Pulse Triggered Flip Flop
Design of Shift Register Using Pulse Triggered Flip Flop Kuchanpally Mounika M.Tech [VLSI], CMR Institute of Technology, Kandlakoya, Medchal, Hyderabad, India. G.Archana Devi Assistant Professor, CMR Institute
More informationEFFICIENT DESIGN OF SHIFT REGISTER FOR AREA AND POWER REDUCTION USING PULSED LATCH
EFFICIENT DESIGN OF SHIFT REGISTER FOR AREA AND POWER REDUCTION USING PULSED LATCH 1 Kalaivani.S, 2 Sathyabama.R 1 PG Scholar, 2 Professor/HOD Department of ECE, Government College of Technology Coimbatore,
More informationSequencing. Lan-Da Van ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall,
Sequencing ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2013 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Outlines Introduction Sequencing
More informationCooing, Crying, and Babbling: A Link between Music and Prelinguistic Communication
Cooing, Crying, nd Bbbling: A Lin between Music nd Prelinguistic Communiction Michel Byrd, Csdy Bowmn, nd Tshi Ymuchi (mybrd@neo.tmu.edu, csdyb@neo.tmu.edu, tshi-ymuchi@tmu.edu) Deprtment of Psychology,
More informationDesign And Analysis Of Implicit Pulsed Double Edge Triggered Clocked Latch For Low Power Applications
Design And Analysis Of Implicit Pulsed Double Edge Triggered Clocked Latch For Low Power Applications ¹GABARIYALA SABADINI C ²Dr. P. MANIRAJ KUMAR ³Dr. P.NAGARAJAN 1. PG scholar, VLSI design, Department
More informationAn Efficient Reduction of Area in Multistandard Transform Core
An Efficient Reduction of Area in Multistandard Transform Core A. Shanmuga Priya 1, Dr. T. K. Shanthi 2 1 PG scholar, Applied Electronics, Department of ECE, 2 Assosiate Professor, Department of ECE Thanthai
More informationContents 2. Notations Used in This Guide 6. Introduction to Your Projector 7. Using Basic Projector Features 29. Setting Up the Projector 16
User's Guide Contents 2 Nottions Used in This Guide 6 Introduction to Your Projector 7 Projector Fetures... 8 Quick nd Esy Setup... 8 Esy Wireless Projection... 8 Flexible Connectivity... 9 Connect with
More informationDIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute
DIGITL TECHNICS Dr. álint Pődör Óbuda University, Microelectronics and Technology Institute 10. LECTURE (LOGIC CIRCUITS, PRT 2): MOS DIGITL CIRCUITS II 2016/2017 10. LECTURE: MOS DIGITL CIRCUITS II 1.
More informationEngineer To Engineer Note
Engineer To Engineer Note EE-203 Technicl Notes on using Anlog Devices' DSP components nd development tools Contct our technicl support by phone: (800) ANALOG-D or e-mil: dsp.support@nlog.com Or visit
More informationAnalysis of Digitally Controlled Delay Loop-NAND Gate for Glitch Free Design
Analysis of Digitally Controlled Delay Loop-NAND Gate for Glitch Free Design S. Karpagambal, PG Scholar, VLSI Design, Sona College of Technology, Salem, India. e-mail:karpagambals.nsit@gmail.com M.S. Thaen
More informationAustralian Journal of Basic and Applied Sciences. Design of SRAM using Multibit Flipflop with Clock Gating Technique
ISSN:1991-8178 Australian Journal of Basic and Applied Sciences Journal home page: www.ajbasweb.com Design of SRAM using Multibit Flipflop with Clock Gating Technique 1 Divya R. and 2 Hemalatha K.L. 1
More informationContents 2. Notations Used in This Guide 6. Introduction to Your Projector 7. Using Basic Projector Features 28. Setting Up the Projector 15
User's Guide Contents 2 Nottions Used in This Guide 6 Introduction to Your Projector 7 Projector Prts nd Functions... 8 Projector Prts - Front/Side... 8 Projector Prts - Top/Side... 9 Projector Prts -
More informationContents 2. Notations Used in This Guide 7. Introduction to Your Projector 8. Using Basic Projector Features 34. Setting Up the Projector 17
User's Guide Contents 2 Nottions Used in This Guide 7 Introduction to Your Projector 8 Projector Fetures... 9 Long-life Lser Light Source... 9 Quick nd Esy Setup... 9 Esy Wireless Projection... 9 Projecting
More informationContents 2. Notations Used in This Guide 6. Introduction to Your Projector 7. Using Basic Projector Features 29. Setting Up the Projector 16
User's Guide Contents 2 Nottions Used in This Guide 6 Introduction to Your Projector 7 Projector Fetures... 8 Quick nd Esy Setup... 8 Esy Wireless Projection... 8 Flexible Connectivity... 9 Connect with
More informationFigure.1 Clock signal II. SYSTEM ANALYSIS
International Journal of Advances in Engineering, 2015, 1(4), 518-522 ISSN: 2394-9260 (printed version); ISSN: 2394-9279 (online version); url:http://www.ijae.in RESEARCH ARTICLE Multi bit Flip-Flop Grouping
More information