Final Report. Iowa State University Department of Electrical and Computer Engineering Senior Design December 2010 Team 04

Size: px
Start display at page:

Download "Final Report. Iowa State University Department of Electrical and Computer Engineering Senior Design December 2010 Team 04"

Transcription

1 High Speed Wired Data Collection Final Report Iowa State University Department of Electrical and Computer Engineering Senior Design December 2010 Team 04 Team Zachary Coffin and Radell Young Faculty Advisor Dr. Zhengdao Wang Client Honeywell Date Submitted:

2 Revised Project Plan Problem Statement Honeywell needs to transmit 64 Mb/sec of experimental data across 300ft of cable. The transmitting device will be destroyed at the end of each test. Since they plan on running hundreds of tests, reducing cost is a high priority. Their previous data collection methods were both too slow and prone to error. Solution Cost was kept to a minimum by using commercial off-the-shelf components instead of designing our own application specific integrated circuit (ASIC). Power is supplied to our device by an on-board battery Functional Requirements Every sample sent from the sensors must be sent individually to reduce the loss of samples due to destruction at the end of each test. Receiver needs to identify when the transmitter is destroyed and stop trying to collect data. Signals need to be sent across 300ft of cable while minimizing error. Non-Functional Requirements The Transmitter must fit in a small (3 x 3 x½ ) cavity. The device must withstand the force of acceleration beginning at each trial. Transmitter should cost at most $100. The devices will be made from pre-existing components (primarily to reduce cost) Project task Breakdown Per Team Member Task Zach Coffin Radell Young Mazdee Masud Bill Zimmerman Chipset Specification 50% 45% 5% Documentation 30% 70% Schematics 100% Testing 40% 40% 20% Poster 45% 55% Revised Project Design Implementation Transmitter Device The transmitter device samples analog data from four piezoelectric sensors, applies simple parity encoding, serializes the bits and transmits them using a standard low-voltage differential signaling (LVDS) method. To achieve this, the device regulates two voltage levels of 1.8V and 3.3V, generates a clock signal using a crystal, and employs a counter for serialization.

3 Transfer Medium Category 5e cable was selected for the cable based on its availability, cost, and known effectiveness in transmitting data at similar rates to those required by the project. Three twisted pairs are employed in transferring the data signals while one twisted pair is dedicated to the clock signal. Receiver Device The receiver device regenerates the transmitted clock signal, decodes the LVDS bit-stream, and transmits the data via a USB UART protocol to be interpreted on a Windows PC. Obstacles The PCB design couldn t be finalized before receiving chipset. A few datasheets did not include the device dimensions Losing another team member early on significantly reduced availability of the man hours and became a detriment to the feasible scope of our project. The complexity of the system made a software simulation unrealistic. The prototype construction fo the system itself required resources and time which were out of the scope for a two person project. Chip Set Measurement Specialties, - Inc. LDT 1-028K/L (Piezo, 4x) Texas Instruments - TPS76918DBVR (Voltage Regulator, 2x) Texas Instruments - TPS76933DBVR (Voltage Regulator, 2x) Texas Instruments - ADS931E (AtoD, 4x) Texas Instruments - CD74AC280M96 (Parity, 4x) Texas Instruments - ADG706BRUZ (MUX, 3x) ECS Inc. - ECS X (24MHz Crystal) Texas Instruments - CDCE913PW (Clock Generator, 2x) Texas Instruments - CD74HCT163E (Counter) National Semiconductor - DS92LV040ATLQA (LVDS Transceiver, 2x) ST Ericsson - ISP1506ABS (USB Transceiver) Fairchild Semiconductor - 74VHC04MX (Inverters) Texas Instruments - SN74LV27ADR (NOR gates)

4 System Block Diagram

5 Schematic

6 Testing Cat-5e bottom left; Piezo sensors bottom right Typical sensors (piezos supplied by Honeywell) deliver ±150V 300ft of Cat-5e cable was tested for crosstalk and signal degradation Signal loss measured as -10dB at 24MHz Cross-talk between twisted pairs was minimal Evaluation The original plan was to demo a finished product on site at Honeywell s Kansas City Plant. However, due to frequent losses in team members, budget cuts, and clearance issues at Honeywell the scope of the product was reduced. Our evaluation will now be on the basis of our final schematic and system design. All schematics and test data will be submitted to Honeywell for further development.

7 Appendix Operation Manual High level Objective The high level objective of this project is to transmit data across 300 feet of cable at 64 Mb/sec. Functional Requirements Every sample must be sent individually to reduce the loss of samples due to destruction at the end of each test. The receiver needs to identify when the transmitter is destroyed and stop trying to collect data. Signals need to be sent across 300ft of cable while minimizing error. Already Implemented The team has been working on designing the system chipset for most of their time. This has required most of their man-hours to complete because they lost team members and because this type of project is not directly related to their fields of study. How to Setup the System Set up transmitter to begin sending data over the 3 channels Begin sampling analog (flick) signals with the transmitter Set up receiver to receive data from all 3 channels Link receiver with hyper terminal to view output Connect transmitter and receiver with cat5 cable Send data from transmitter to receiver over 3 data channels at a combined rate of 64 Mb/sec View output on hyper terminal Test Results Observed The team began by testing individual components then they can move to testing the overall system. First they tested each Piezo sensors for analog generation, they determined that these sensors will work sufficiently to complete the project, however better options may be available later. They have also tested the cable to be sure that it can support the required data rate; originally they wanted to use coax cable which could have easily handled the transmission, however, at the request of the client they switched to cat5 cable. They determined that cat5 cable could support the desired rate however they lose ~10 db at this speed, they believe they could solve this with differential signals.

8 Our Critique Constructing this device out of commercial off the shelf products presents a strength and a weakness, it s a strength being that the parts a cheaper. The weakness is that it will not be as efficient because it isn't designed specifically for this scenario. Although this implementation has not fully been constructed, it appears as though it is on the path to meeting the specification. A strength of the system is that it is modular. It seems that one of the three main components of the system could be replaced without too much change to the rest of the system. The implementation of the system, when it is complete, will meet the specification. As long as the cat5 cable can support the amount of data that the transmitter is sending, the system will perform its desired task.

VLSI Chip Design Project TSEK06

VLSI Chip Design Project TSEK06 VLSI Chip Design Project TSEK06 Project Description and Requirement Specification Version 1.1 Project: High Speed Serial Link Transceiver Project number: 4 Project Group: Name Project members Telephone

More information

SingMai Electronics SM06. Advanced Composite Video Interface: HD-SDI to acvi converter module. User Manual. Revision 0.

SingMai Electronics SM06. Advanced Composite Video Interface: HD-SDI to acvi converter module. User Manual. Revision 0. SM06 Advanced Composite Video Interface: HD-SDI to acvi converter module User Manual Revision 0.4 1 st May 2017 Page 1 of 26 Revision History Date Revisions Version 17-07-2016 First Draft. 0.1 28-08-2016

More information

SingMai Electronics SM06. Advanced Composite Video Interface: DVI/HD-SDI to acvi converter module. User Manual. Revision th December 2016

SingMai Electronics SM06. Advanced Composite Video Interface: DVI/HD-SDI to acvi converter module. User Manual. Revision th December 2016 SM06 Advanced Composite Video Interface: DVI/HD-SDI to acvi converter module User Manual Revision 0.3 30 th December 2016 Page 1 of 23 Revision History Date Revisions Version 17-07-2016 First Draft. 0.1

More information

Computer Systems Architecture

Computer Systems Architecture Computer Systems Architecture Fundamentals Of Digital Logic 1 Our Goal Understand Fundamentals and basics Concepts How computers work at the lowest level Avoid whenever possible Complexity Implementation

More information

RF4432 wireless transceiver module

RF4432 wireless transceiver module RF4432 wireless transceiver module 1. Description RF4432 adopts Silicon Lab Si4432 RF chip, which is a highly integrated wireless ISM band transceiver. The features of high sensitivity (-121 dbm), +20

More information

RF4432F27 wireless transceiver module

RF4432F27 wireless transceiver module RF4432F27 wireless transceiver module 1. Description RF4432F27 is 500mW RF module embedded with amplifier and LNA circuit. High quality of component, tightened inspection and long term test make this module

More information

Laboratory 4. Figure 1: Serdes Transceiver

Laboratory 4. Figure 1: Serdes Transceiver Laboratory 4 The purpose of this laboratory exercise is to design a digital Serdes In the first part of the lab, you will design all the required subblocks for the digital Serdes and simulate them In part

More information

Laboratory Sequential Circuits

Laboratory Sequential Circuits Laboratory Sequential Circuits Digital Design IE1204/5 Attention! To access the laboratory experiment you must have: booked a lab time in the reservation system (Daisy). completed your personal knowledge

More information

1. Convert the decimal number to binary, octal, and hexadecimal.

1. Convert the decimal number to binary, octal, and hexadecimal. 1. Convert the decimal number 435.64 to binary, octal, and hexadecimal. 2. Part A. Convert the circuit below into NAND gates. Insert or remove inverters as necessary. Part B. What is the propagation delay

More information

Review : 2 Release Date : 2019 Last Amendment : 2013 Course Code : SKEE 2742 Procedure Number : PK-UTM-FKE-(0)-10

Review : 2 Release Date : 2019 Last Amendment : 2013 Course Code : SKEE 2742 Procedure Number : PK-UTM-FKE-(0)-10 School Course Name : : ELECTRICAL ENGINEERING 2 ND YEAR ELECTRONIC DESIGN LAB Review : 2 Release Date : 2019 Last Amendment : 2013 Course Code : SKEE 2742 Procedure Number : PK-UTM-FKE-(0)-10 School of

More information

Chapter 9 MSI Logic Circuits

Chapter 9 MSI Logic Circuits Chapter 9 MSI Logic Circuits Chapter 9 Objectives Selected areas covered in this chapter: Analyzing/using decoders & encoders in circuits. Advantages and disadvantages of LEDs and LCDs. Observation/analysis

More information

Installation Effects Upon Alien Crosstalk and Equal Level Far End Crosstalk

Installation Effects Upon Alien Crosstalk and Equal Level Far End Crosstalk Installation Effects Upon Alien Crosstalk and Equal Level Far End Crosstalk Paul Vanderlaan Product Development Engineer Belden Presented at BICSI January 20, 1999 Introduction New Parameters involving

More information

CHAPTER 6 ASYNCHRONOUS QUASI DELAY INSENSITIVE TEMPLATES (QDI) BASED VITERBI DECODER

CHAPTER 6 ASYNCHRONOUS QUASI DELAY INSENSITIVE TEMPLATES (QDI) BASED VITERBI DECODER 80 CHAPTER 6 ASYNCHRONOUS QUASI DELAY INSENSITIVE TEMPLATES (QDI) BASED VITERBI DECODER 6.1 INTRODUCTION Asynchronous designs are increasingly used to counter the disadvantages of synchronous designs.

More information

Physics 217A LAB 4 Spring 2016 Shift Registers Tri-State Bus. Part I

Physics 217A LAB 4 Spring 2016 Shift Registers Tri-State Bus. Part I Physics 217A LAB 4 Spring 2016 Shift Registers Tri-State Bus Part I 0. In this part of the lab you investigate the 164 a serial-in, 8-bit-parallel-out, shift register. 1. Press in (near the LEDs) a 164.

More information

SPECIAL SPECIFICATION :1 Video (De) Mux with Data Channel

SPECIAL SPECIFICATION :1 Video (De) Mux with Data Channel 1993 Specifications CSJ 0924-06-223 SPECIAL SPECIFICATION 1160 8:1 Video (De) Mux with Data Channel 1. Description. This Item shall govern for furnishing and installing an 8 channel digital multiplexed

More information

University of Illinois at Urbana-Champaign

University of Illinois at Urbana-Champaign University of Illinois at Urbana-Champaign Digital Electronics Laboratory Physics Department Physics 40 Laboratory Experiment 3: CMOS Digital Logic. Introduction The purpose of this lab is to continue

More information

Bell. Program of Study. Accelerated Digital Electronics. Dave Bell TJHSST

Bell. Program of Study. Accelerated Digital Electronics. Dave Bell TJHSST Program of Study Accelerated Digital Electronics TJHSST Dave Bell Course Selection Guide Description: Students learn the basics of digital electronics technology as they engineer a complex electronic system.

More information

Transmission of High-Speed Serial Signals Over Common Cable Media

Transmission of High-Speed Serial Signals Over Common Cable Media July 008 Introduction Technical Note TN066 Designers are often faced with moving serial data from one location to another, over moderate distances, and in the most efficient manner. Transmitting large

More information

ADC Peripheral in Microcontrollers. Petr Cesak, Jan Fischer, Jaroslav Roztocil

ADC Peripheral in Microcontrollers. Petr Cesak, Jan Fischer, Jaroslav Roztocil ADC Peripheral in s Petr Cesak, Jan Fischer, Jaroslav Roztocil Czech Technical University in Prague, Faculty of Electrical Engineering Technicka 2, CZ-16627 Prague 6, Czech Republic Phone: +420-224 352

More information

HDMI 1.3 Demystified

HDMI 1.3 Demystified October 5, 2006 HDMI 1.3 Demystified Xiaozheng Lu, Senior Vice President, Product Development, AudioQuest The release of the new HDMI 1.3 specification on 6/22/2006 created both excitement and confusion

More information

Low-speed serial buses are used in wide variety of electronics products. Various low-speed buses exist in different

Low-speed serial buses are used in wide variety of electronics products. Various low-speed buses exist in different Low speed serial buses are widely used today in mixed-signal embedded designs for chip-to-chip communication. Their ease of implementation, low cost, and ties with legacy design blocks make them ideal

More information

Laboratory Sequence Circuits

Laboratory Sequence Circuits Laboratory Sequence Circuits Digital Design IE1204/5 Attention! To access the laboratory experiment you must have: booked a lab time in the reservation system (Daisy). completed your personal knowledge

More information

COSC3213W04 Exercise Set 2 - Solutions

COSC3213W04 Exercise Set 2 - Solutions COSC313W04 Exercise Set - Solutions Encoding 1. Encode the bit-pattern 1010000101 using the following digital encoding schemes. Be sure to write down any assumptions you need to make: a. NRZ-I Need to

More information

Prototype Model of Li-Fi Technology using Visible Light Communication

Prototype Model of Li-Fi Technology using Visible Light Communication Prototype Model of Li-Fi Technology using Visible Light Communication Rashmi.T 1, Rajalaxmi.R 2, Mr.Balaji.V.R 3 1,2 UG Student, 3 Assistant Professor Department of ECE, St. Joseph s Institute of Technology

More information

R3B Si TRACKER CABLE TEST REPORT

R3B Si TRACKER CABLE TEST REPORT R3B Si TRACKER CABLE TEST REPORT Author: Mos Kogimtzis Date: 22/05/2012 Department: NPG, Technology Project: R3B Si Tracker Detector Customer: Internal 1. Scope The aim of the test described below is to

More information

Altera s Max+plus II Tutorial

Altera s Max+plus II Tutorial Altera s Max+plus II Tutorial Written by Kris Schindler To accompany Digital Principles and Design (by Donald D. Givone) 8/30/02 1 About Max+plus II Altera s Max+plus II is a powerful simulation package

More information

Is Now Part of To learn more about ON Semiconductor, please visit our website at

Is Now Part of To learn more about ON Semiconductor, please visit our website at Is Now Part of To learn more about ON Semiconductor, please visit our website at ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor

More information

Dual Link DVI Receiver Implementation

Dual Link DVI Receiver Implementation Dual Link DVI Receiver Implementation This application note describes some features of single link receivers that must be considered when using 2 devices for a dual link application. Specific characteristics

More information

Fields and Waves I Preparation Assignment for Project 2 Due at the start of class.

Fields and Waves I Preparation Assignment for Project 2 Due at the start of class. Preparation Assignment for Project 2 Due at the start of class. Reading Assignment See the handouts for each lesson for the reading assignment. 12 November Lessons 4.5 and 4.6 a. Write out the general

More information

Contents Circuits... 1

Contents Circuits... 1 Contents Circuits... 1 Categories of Circuits... 1 Description of the operations of circuits... 2 Classification of Combinational Logic... 2 1. Adder... 3 2. Decoder:... 3 Memory Address Decoder... 5 Encoder...

More information

Transmission of High-Speed Serial Signals Over Common Cable Media

Transmission of High-Speed Serial Signals Over Common Cable Media August 00 Introduction Technical Note TN066 Designers are often faced with moving serial data from one location to another, over moderate distances, and in the most efficient manner. Transmitting large

More information

Adding Analog and Mixed Signal Concerns to a Digital VLSI Course

Adding Analog and Mixed Signal Concerns to a Digital VLSI Course Session Number 1532 Adding Analog and Mixed Signal Concerns to a Digital VLSI Course John A. Nestor and David A. Rich Department of Electrical and Computer Engineering Lafayette College Abstract This paper

More information

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM MDETS UCTECH's Modular Digital Electronics Training System is a modular course covering the fundamentals, concepts, theory and applications of digital electronics.

More information

THE NOISE PERFORMANCE OF EVALUATION BOARDS FOR A UNIVERSAL TRANSDUCER INTERFACE WITH USB CONNECTION

THE NOISE PERFORMANCE OF EVALUATION BOARDS FOR A UNIVERSAL TRANSDUCER INTERFACE WITH USB CONNECTION THE NOISE PERFORMANCE OF EVALUATION BOARDS FOR A UNIVERSAL TRANSDUCER INTERFACE WITH CONNECTION Zu-yao Chang, Gerard C. M. Meijer Electronic Instrumentation Laboratory, Delft University of Technology,

More information

Asynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow

Asynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow Asynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow Bradley R. Quinton*, Mark R. Greenstreet, Steven J.E. Wilton*, *Dept. of Electrical and Computer Engineering, Dept.

More information

The characteristics of a video signal and methods to overcome distance limitations

The characteristics of a video signal and methods to overcome distance limitations The characteristics of a video signal and methods to overcome distance limitations Rich Hanna, CTS Regional Application Specialist, Southeast Extron Electronics Monday, January 24, 2005 9:00 AM 4:00 PM

More information

Laboratory 10. Required Components: Objectives. Introduction. Digital Circuits - Logic and Latching (modified from lab text by Alciatore)

Laboratory 10. Required Components: Objectives. Introduction. Digital Circuits - Logic and Latching (modified from lab text by Alciatore) Laboratory 10 Digital Circuits - Logic and Latching (modified from lab text by Alciatore) Required Components: 1x 330 resistor 4x 1k resistor 2x 0.F capacitor 1x 2N3904 small signal transistor 1x LED 1x

More information

Application Note. 3G SDI Evaluation Board. Revision Date: July 2, 2009

Application Note. 3G SDI Evaluation Board. Revision Date: July 2, 2009 3G SDI Evaluation Board Revision Date: July 2, 2009 Copyrights and Trademarks Copyright 2009 Samtec, Inc. Copyright 2009 Brioconcept Consulting Developed in collaboration between Samtec, Inc Brioconcept

More information

Dynamic Animation Cube Group 1 Joseph Clark Michael Alberts Isaiah Walker Arnold Li

Dynamic Animation Cube Group 1 Joseph Clark Michael Alberts Isaiah Walker Arnold Li Dynamic Animation Cube Group 1 Joseph Clark Michael Alberts Isaiah Walker Arnold Li Sponsored by: Department of Electrical Engineering & Computer Science at UCF What is the DAC? The DAC is an array of

More information

Logic Devices for Interfacing, The 8085 MPU Lecture 4

Logic Devices for Interfacing, The 8085 MPU Lecture 4 Logic Devices for Interfacing, The 8085 MPU Lecture 4 1 Logic Devices for Interfacing Tri-State devices Buffer Bidirectional Buffer Decoder Encoder D Flip Flop :Latch and Clocked 2 Tri-state Logic Outputs

More information

Model. Features FS-HD4301VPC

Model. Features FS-HD4301VPC Model FS-HD4301VPC Features Single Channel HD Video & Power Transmitter & Receiver (Convert 36VDC to regulated 12VDC) Real-time transmission over UTP cat5e/6 NTSC, PAL & SECAM video format compatible Compatible

More information

Sequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements

Sequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements The Islamic University of Gaza Engineering Faculty Department of Computer Engineering Spring 2018 ECOM 2022 Khaleel I. Shaheen Sequential Digital Design Laboratory Manual Experiment #3 Flip Flop Storage

More information

LMH0340/LMH0341 SerDes EVK User Guide

LMH0340/LMH0341 SerDes EVK User Guide LMH0340/LMH0341 SerDes EVK User Guide July 1, 2008 Version 1.05 1 1... Overview 3 2... Evaluation Kit (SD3GXLEVK) Contents 3 3... Hardware Setup 4 3.1 ALP100 BOARD (MAIN BOARD) DESCRIPTION 5 3.2 SD340EVK

More information

1x12 VGA & Audio over CAT5 Splitter

1x12 VGA & Audio over CAT5 Splitter SP-9112 1x12 VGA & Audio over CAT5 Splitter User Manual rev: 160322 Made in Taiwan Safety and Notice The SP-9112 1x12 VGA & Audio over CAT5 Splitter has been tested for conformance to safety regulations

More information

CSE 352 Laboratory Assignment 3

CSE 352 Laboratory Assignment 3 CSE 352 Laboratory Assignment 3 Introduction to Registers The objective of this lab is to introduce you to edge-trigged D-type flip-flops as well as linear feedback shift registers. Chapter 3 of the Harris&Harris

More information

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath Objectives Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath In the previous chapters we have studied how to develop a specification from a given application, and

More information

DIGITAL SWITCHERS 2100 SERIES

DIGITAL SWITCHERS 2100 SERIES DIGITAL SWITCHERS 00 SERIES HIGH PERFORMANCE DIGITAL ROUTING OPERATORS MANUAL Includes Module and Frame Information for: AUDIO DAS- DAS-88 DAS-66 VIDEO DVS- DVS-8 DVS-6 DVM-66 DVS-66 SIGMA ELECTRONICS,

More information

Laboratory 7. Lab 7. Digital Circuits - Logic and Latching

Laboratory 7. Lab 7. Digital Circuits - Logic and Latching Laboratory 7 igital Circuits - Logic and Latching Required Components: 1 330 resistor 4 resistor 2 0.1 F capacitor 1 2N3904 small signal transistor 1 LE 1 7408 AN gate IC 1 7474 positive edge triggered

More information

AN2939 Application note

AN2939 Application note Application note STSMIA832 in a remote video capture system Introduction Parallel-to-serial conversion is a convenient way to reduce interconnection wires, and therefore decrease cost thanks to cheaper

More information

Digital Strobe Tuner. w/ On stage Display

Digital Strobe Tuner. w/ On stage Display Page 1/7 # Guys EEL 4924 Electrical Engineering Design (Senior Design) Digital Strobe Tuner w/ On stage Display Team Members: Name: David Barnette Email: dtbarn@ufl.edu Phone: 850-217-9147 Name: Jamie

More information

Universal Asynchronous Receiver- Transmitter (UART)

Universal Asynchronous Receiver- Transmitter (UART) Universal Asynchronous Receiver- Transmitter (UART) (UART) Block Diagram Four-Bit Bidirectional Shift Register Shift Register Counters Shift registers can form useful counters by recirculating a pattern

More information

Laboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)

Laboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit) Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6. - Introductory Digital Systems Laboratory (Spring 006) Laboratory - Introduction to Digital Electronics

More information

GT Dual-Row Nano Vertical Thru-Hole High Speed Characterization Report For Differential Data Applications

GT Dual-Row Nano Vertical Thru-Hole High Speed Characterization Report For Differential Data Applications GT-16-97 Dual-Row Nano Vertical Thru-Hole For Differential Data Applications 891-007-15S Vertical Thru-Hole PCB 891-001-15P Cable Mount Revision History Rev Date Approved Description A 8/31/2016 R. Ghiselli/G.

More information

THE KENYA POLYTECHNIC

THE KENYA POLYTECHNIC THE KENYA POLYTECHNIC ELECTRICAL/ELECTRONICS ENGINEERING DEPARTMENT HIGHER DIPLOMA IN ELECTRICAL ENGINEERING END OF YEAR II EXAMINATIONS NOVEMBER 006 DIGITAL ELECTRONICS 3 HOURS INSTRUCTIONS TO CANDIDATES:

More information

Design and implementation (in VHDL) of a VGA Display and Light Sensor to run on the Nexys4DDR board Report and Signoff due Week 6 (October 4)

Design and implementation (in VHDL) of a VGA Display and Light Sensor to run on the Nexys4DDR board Report and Signoff due Week 6 (October 4) ECE 574: Modeling and synthesis of digital systems using Verilog and VHDL Fall Semester 2017 Design and implementation (in VHDL) of a VGA Display and Light Sensor to run on the Nexys4DDR board Report and

More information

GT Dual-Row Nano Vertical SMT High Speed Characterization Report For Differential Data Applications

GT Dual-Row Nano Vertical SMT High Speed Characterization Report For Differential Data Applications GT-16-95 Dual-Row Nano Vertical SMT For Differential Data Applications 891-011-15S Vertical SMT PCB 891-001-15P Cable Mount Revision History Rev Date Approved Description A 6/3/2016 R. Ghiselli/D. Armani

More information

Using Allegro PCB SI GXL to Make Your Multi-GHz Serial Link Work Right Out of the Box

Using Allegro PCB SI GXL to Make Your Multi-GHz Serial Link Work Right Out of the Box Using Allegro PCB SI GXL to Make Your Multi-GHz Serial Link Work Right Out of the Box Session 8.11 - Hamid Kharrati - A2e Technologies Agenda About the Project Modeling the System Frequency Domain Analysis

More information

DESIGN AND ANALYSIS OF COMBINATIONAL CODING CIRCUITS USING ADIABATIC LOGIC

DESIGN AND ANALYSIS OF COMBINATIONAL CODING CIRCUITS USING ADIABATIC LOGIC DESIGN AND ANALYSIS OF COMBINATIONAL CODING CIRCUITS USING ADIABATIC LOGIC ARCHITA SRIVASTAVA Integrated B.tech(ECE) M.tech(VLSI) Scholar, Jayoti Vidyapeeth Women s University, Rajasthan, India, Email:

More information

Application Note. Serial Line Coding Converters AN-CM-264

Application Note. Serial Line Coding Converters AN-CM-264 Application Note AN-CM-264 Abstract Because of its efficiency, serial communication is common in many industries. Usually, standard protocols like UART, I2C or SPI are used for serial interfaces. However,

More information

THE NEW STANDARD IN HIGH SPEED DATA TESTING

THE NEW STANDARD IN HIGH SPEED DATA TESTING THE NEW STANDARD IN HIGH SPEED DATA TESTING Virginia Panel Corporation recently developed a new industry-leading solution VTAC High Speed Data (HSD), a successful design for high speed data transfers greater

More information

Designing Intelligence into Commutation Encoders

Designing Intelligence into Commutation Encoders I Designing Intelligence into Commutation Encoders By: Jeff Smoot, CUI Inc C U I NC Encoder users traditionally have been reluctant to change with good reason. Motor control on the factory floor or in

More information

VTAC HSD ThE NEw STANdARd IN high SpEEd data TESTINg

VTAC HSD ThE NEw STANdARd IN high SpEEd data TESTINg VTAC HSD ThE NEw STANdARd IN high SpEEd data TESTINg Virginia Panel Corporation recently developed a new industry-leading solution VTAC High Speed Data (HSD), a successful design for high speed data transfers

More information

Scalable Low cost Ultrasound Beam former

Scalable Low cost Ultrasound Beam former Scalable Low cost Ultrasound Beam former Abhishek, Gubbi Basavaraj 1 and Khushboo, Singh 2 1 Research and development,larsen and Tubro Technology Services, Mysore, Karnataka, India 2 Research and development,larsen

More information

University of Victoria. Department of Electrical and Computer Engineering. CENG 290 Digital Design I Lab Manual

University of Victoria. Department of Electrical and Computer Engineering. CENG 290 Digital Design I Lab Manual University of Victoria Department of Electrical and Computer Engineering CENG 290 Digital Design I Lab Manual INDEX Introduction to the labs Lab1: Digital Instrumentation Lab2: Basic Digital Components

More information

Interactive Virtual Laboratory for Distance Education in Nuclear Engineering. Abstract

Interactive Virtual Laboratory for Distance Education in Nuclear Engineering. Abstract Interactive Virtual Laboratory for Distance Education in Nuclear Engineering Prashant Jain, James Stubbins and Rizwan Uddin Department of Nuclear, Plasma and Radiological Engineering University of Illinois

More information

Software vs Hardware Machine Control: Cost and Performance Compared

Software vs Hardware Machine Control: Cost and Performance Compared Software vs Hardware Machine Control: Cost and Performance Compared SOFTWARE VS HARDWARE MACHINE CONTROL WHITE PAPER SOFTWARE VS. HARDWARE MOTION CONTROL WHITE PAPER In this paper, we will compare a software-based

More information

ECG Demonstration Board

ECG Demonstration Board ECG Demonstration Board Fall 2012 Sponsored By: Texas Instruments Design Team : Matt Affeldt, Alex Volinski, Derek Brower, Phil Jaworski, Jung-Chun Lu Michigan State University Introduction: ECG boards

More information

INTRODUCTION (EE2499_Introduction.doc revised 1/1/18)

INTRODUCTION (EE2499_Introduction.doc revised 1/1/18) INTRODUCTION (EE2499_Introduction.doc revised 1/1/18) A. PARTS AND TOOLS: This lab involves designing, building, and testing circuits using design concepts from the Digital Logic course EE-2440. A locker

More information

Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24

Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24 2065 Computer Science and Information Technology (CSc. 151) Pass Marks: 24 Time: 3 hours. Candidates are required to give their answers in their own words as for as practicable. Attempt any TWO questions:

More information

Low Cost RF Amplifier for Community TV

Low Cost RF Amplifier for Community TV IOP Conference Series: Materials Science and Engineering PAPER OPEN ACCESS Low Cost RF Amplifier for Community TV To cite this article: Syafaruddin Ch et al 2016 IOP Conf. Ser.: Mater. Sci. Eng. 105 012030

More information

EECS 270 Group Homework 4 Due Friday. June half credit if turned in by June

EECS 270 Group Homework 4 Due Friday. June half credit if turned in by June EES 270 Group Homework 4 ue Friday. June 1st @9:45am, half credit if turned in by June 1st @4pm. Name: unique name: Name: unique name: Name: unique name: This is a group assignment; all of the work should

More information

Inside Digital Design Accompany Lab Manual

Inside Digital Design Accompany Lab Manual 1 Inside Digital Design, Accompany Lab Manual Inside Digital Design Accompany Lab Manual Simulation Prototyping Synthesis and Post Synthesis Name- Roll Number- Total/Obtained Marks- Instructor Signature-

More information

Team Members: Erik Stegman Kevin Hoffman

Team Members: Erik Stegman Kevin Hoffman EEL 4924 Electrical Engineering Design (Senior Design) Preliminary Design Report 24 January 2011 Project Name: Future of Football Team Name: Future of Football Team Members: Erik Stegman Kevin Hoffman

More information

1 Hour Sample Test Papers: Sample Test Paper 1. Roll No.

1 Hour Sample Test Papers: Sample Test Paper 1. Roll No. 6.1.2 Sample Test Papers: Sample Test Paper 1 Roll No. Institute Name: Course Code: EJ/EN/ET/EX/EV/IC/IE/IS/MU/DE/ED/ET/IU Subject: Principles of Digital Techniques Marks: 25 1 Hour 1. All questions are

More information

STANDARD IN HIGH SPEED TESTING

STANDARD IN HIGH SPEED TESTING STANDARD IN HIGH SPEED TESTING SETTING A NEW STANDARD Introducing VTAC right angle inserts. Following the success of VPC s VTAC High Speed Data (HSD) contact, our engineering team developed a new right

More information

Model FS-4608SR. Features. Overview

Model FS-4608SR. Features. Overview Model FS-4608SR Features 8-Channel Passive Video Transceiver Hub Full-motion color video signal up to 1300ft(400m) and monochrome (B&W) up to1950ft 600m) via UTP cat5e/6 NTSC, PAL & SECAM video format

More information

10G-BASE-T. Jaime E. Kardontchik Stefan Wurster Carlos Laber. Idaho - June

10G-BASE-T. Jaime E. Kardontchik Stefan Wurster Carlos Laber. Idaho - June 10G-BASE-T Jaime E. Kardontchik Stefan Wurster Carlos Laber Idaho - June 1999 email: kardontchik.jaime@microlinear.com Introduction This proposal takes the best parts of several proposals that preceded

More information

January 24, Dr. Lakshman One School of Engineering Science Simon Fraser University Burnaby, BC, V5A 1S6

January 24, Dr. Lakshman One School of Engineering Science Simon Fraser University Burnaby, BC, V5A 1S6 School of Engineering Science Simon Fraser University Burnaby, BC, V5A 1S6 tp-audio@sfu.ca January 24, 2004 Dr. Lakshman One School of Engineering Science Simon Fraser University Burnaby, BC, V5A 1S6 Re:

More information

Understanding. Here s an examination of high-frequency pathological signal transmission issues in today s high-bandwidth equipment.

Understanding. Here s an examination of high-frequency pathological signal transmission issues in today s high-bandwidth equipment. Understanding Feature blocking capacitor effects Here s an examination of high-frequency pathological signal transmission issues in today s high-bandwidth equipment. By Renaud Lavoie W hy should we do

More information

Netzer AqBiSS Electric Encoders

Netzer AqBiSS Electric Encoders Netzer AqBiSS Electric Encoders AqBiSS universal fully digital interface Application Note (AN-101-00) Copyright 2003 Netzer Precision Motion Sensors Ltd. Teradion Industrial Park, POB 1359 D.N. Misgav,

More information

Oscilloscope Measurement Tools to Help Debug Automotive Serial Buses Faster

Oscilloscope Measurement Tools to Help Debug Automotive Serial Buses Faster Oscilloscope Measurement Tools to Help Debug Automotive Serial Buses Faster Application Note Introduction The primary reason engineers use oscilloscopes to debug and characterize automotive serial buses,

More information

News from Rohde&Schwarz Number 195 (2008/I)

News from Rohde&Schwarz Number 195 (2008/I) BROADCASTING TV analyzers 45120-2 48 R&S ETL TV Analyzer The all-purpose instrument for all major digital and analog TV standards Transmitter production, installation, and service require measuring equipment

More information

Introduction to Serial I/O

Introduction to Serial I/O CS/ECE 6780/5780 Al Davis Serial I/O Today s topics: general concepts in preparation for Lab 8 1 CS 5780 Introduction to Serial I/O 2 CS 5780 Page 1 A Serial Channel 3 CS 5780 Definitions 4 CS 5780 Page

More information

Page 1. Introduction to Serial I/O. Definitions. A Serial Channel CS/ECE 6780/5780. Al Davis. Today s topics: Serial I/O

Page 1. Introduction to Serial I/O. Definitions. A Serial Channel CS/ECE 6780/5780. Al Davis. Today s topics: Serial I/O Introduction to Serial I/O CS/ECE 6780/5780 Al Davis Serial I/O Today s topics: general concepts in preparation for Lab 8 1 CS 5780 2 CS 5780 A Serial Channel Definitions 3 CS 5780 4 CS 5780 Page 1 Bandwidth

More information

DIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute

DIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute 26.3.9. DIGITAL TECHNICS II Dr. Bálint Pődör Óbuda University, Microelectronics and Technology Institute 5. LECTURE: ANALYSIS AND SYNTHESIS OF SYNCHRONOUS SEQUENTIAL CIRCUITS 2nd (Spring) term 25/26 5.

More information

SAL Series Wireless Clock (V1)

SAL Series Wireless Clock (V1) SAL Series Wireless Clock (V1) HIGHLIGHTS Microprocessor based movement Each clock acts as a repeater and transmitter 915 928MHz frequency hopping technology Receiving and transmission rate every four

More information

3rd Slide Set Computer Networks

3rd Slide Set Computer Networks Prof. Dr. Christian Baun 3rd Slide Set Computer Networks Frankfurt University of Applied Sciences WS1718 1/41 3rd Slide Set Computer Networks Prof. Dr. Christian Baun Frankfurt University of Applied Sciences

More information

EE292: Fundamentals of ECE

EE292: Fundamentals of ECE EE292: Fundamentals of ECE Fall 2012 TTh 10:00-11:15 SEB 1242 Lecture 23 121120 http://www.ee.unlv.edu/~b1morris/ee292/ 2 Outline Review Combinatorial Logic Sequential Logic 3 Combinatorial Logic Circuits

More information

Video Signals and Slip Rings

Video Signals and Slip Rings White Paper #312 Glenn Dorsey, PE Vice President, Product and Business Development Moog Inc. One of the most common questions asked of a slip ring supplier is Will your slip rings handle video signals?

More information

A LOW COST TRANSPORT STREAM (TS) GENERATOR USED IN DIGITAL VIDEO BROADCASTING EQUIPMENT MEASUREMENTS

A LOW COST TRANSPORT STREAM (TS) GENERATOR USED IN DIGITAL VIDEO BROADCASTING EQUIPMENT MEASUREMENTS A LOW COST TRANSPORT STREAM (TS) GENERATOR USED IN DIGITAL VIDEO BROADCASTING EQUIPMENT MEASUREMENTS Radu Arsinte Technical University Cluj-Napoca, Faculty of Electronics and Telecommunication, Communication

More information

VHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress

VHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress VHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress Nor Zaidi Haron Ayer Keroh +606-5552086 zaidi@utem.edu.my Masrullizam Mat Ibrahim Ayer Keroh +606-5552081 masrullizam@utem.edu.my

More information

Display Interfaces. Display solutions from Inforce. MIPI-DSI to Parallel RGB format

Display Interfaces. Display solutions from Inforce. MIPI-DSI to Parallel RGB format Display Interfaces Snapdragon processors natively support a few popular graphical displays like MIPI-DSI/LVDS and HDMI or a combination of these. HDMI displays that output any of the standard resolutions

More information

Risk Risk Title Severity (1-10) Probability (0-100%) I FPGA Area II Timing III Input Distortion IV Synchronization 9 60

Risk Risk Title Severity (1-10) Probability (0-100%) I FPGA Area II Timing III Input Distortion IV Synchronization 9 60 Project Planning Introduction In this section, the plans required for completing the project from start to finish are described. The risk analysis section of this project plan will describe the potential

More information

6.111 Project Proposal IMPLEMENTATION. Lyne Petse Szu-Po Wang Wenting Zheng

6.111 Project Proposal IMPLEMENTATION. Lyne Petse Szu-Po Wang Wenting Zheng 6.111 Project Proposal Lyne Petse Szu-Po Wang Wenting Zheng Overview: Technology in the biomedical field has been advancing rapidly in the recent years, giving rise to a great deal of efficient, personalized

More information

DMX 512 Language Date: Venerdì, febbraio 12:15:08 CET Topic: Educational Lighting Site

DMX 512 Language Date: Venerdì, febbraio 12:15:08 CET Topic: Educational Lighting Site DMX 512 Language Date: Venerdì, febbraio 15 @ 12:15:08 CET Topic: Educational Lighting Site DMX512 Cable Connectors Principles of functioning Distaces Terminations Splitter & Buffer DMX 1990 Until a few

More information

Lab 23 Controller Diagnostics

Lab 23 Controller Diagnostics Lab 23 Controller Diagnostics Name(s) Read the handout titled Controller Area Network (CAN) Theory of Operation Also read in your textbook pages 354 356 to Answer these questions: 1) Why are the Can High

More information

EVLA Fiber Selection Critical Design Review

EVLA Fiber Selection Critical Design Review EVLA Fiber Selection Critical Design Review December 5, 2001 SJD/TAB 1 Fiber Selection CDR Decision about what fiber to install Select cable Jan 2002 Order cable Jan 2002 Receive cable May 2002 Start installation

More information

A Combined Combinational-Sequential System

A Combined Combinational-Sequential System A Combined Combinational-Sequential System Object To construct a serial transmission circuit with a comparator to check the output. Parts () 7485 4-bit magnitude comparators (1) 74177 4-bit binary counter

More information

Optical Link Evaluation Board for the CSC Muon Trigger at CMS

Optical Link Evaluation Board for the CSC Muon Trigger at CMS Optical Link Evaluation Board for the CSC Muon Trigger at CMS 04/04/2001 User s Manual Rice University, Houston, TX 77005 USA Abstract The main goal of the design was to evaluate a data link based on Texas

More information

ST-CCTV-VBAC 1 Channel UTP Active Video Balun Transceiver

ST-CCTV-VBAC 1 Channel UTP Active Video Balun Transceiver INSTALLATION MANUAL ST-CCTV-VBAC 1 Channel UTP Active Video Balun Transceiver Copyright North American Cable Equipment, Inc. 1 PACKAGE CONTENTS This package contains: One ST-CCTV-VBAC-TX Active Video Transmitter

More information