Simulations of Duobinary and NRZ Over Selected IEEE Channels (Including Jitter and Crosstalk)

Size: px
Start display at page:

Download "Simulations of Duobinary and NRZ Over Selected IEEE Channels (Including Jitter and Crosstalk)"

Transcription

1 Simulations of Duobinary and NRZ Over Selected IEEE Channels (Including Jitter and Crosstalk) IEEE 82.3ap Meeting Vancouver January, 25 Stephen D. Anderson Xilinx, Inc.

2 Purpose Channels Thru Xtalk Description Simulation Parameters Jitter Tools Simulation Data Conclusion Acknowledgement Supporting Slides Outline

3 Purpose Analyses of Duobinary with Jitter and Crosstalk Effects have not Previously been Presented Time Domain Sims Used because Stat Eye Not Yet available for Duobinary NRZ included for Comparison, although a Large Amount of NRZ Analyses, including Stat Eye, have been presented

4 Channels 18 Thru Channels Selected 7 Tyco 2 Molex FR48 New Data supplied by Molex Not Part of IEEE set, Used by Permission of Molex 9 Intel Represents top, mid, bottom layers as well as various lengths 3 Xtalk Channels Selected Worst Tyco NEXT from Among All Tyco N1 Cases Worst Molex NEXT from among all Available Molex NEXT Data Worst Case Intel NEXT from among all Intel NEXT Data Worst Case means highest magnitude in the 2.5 GHz to 7.5 GHz region (choice somewhat subjective)

5 Description Simulation Parameters Bit Rate for Signal and Xtalk = 1 Gbps All Equalization (Duo or NRZ) = 3 tap FFE Using LS Optimization over 13 cursors Thru Signal = 2 bits of PRBS15 with jitter added All Xtalk = 2 Aggressors, randomly phased, random bits (MATLAB rand) Both Thru Signal and Xtalk Filtered at Tx by Single Pole at 7.5 GHz. ESD Cap of.4 pf added at Each of 4 Ports Polynomial extrapolation of S-params to DC and to 2 GHz. Jitter Jitter is Phase Modulation at 1.1 GHz Amplitude.3 UIpp Tools MathCAD MATLAB ADS

6 Results, Eye Diagrams Note: Most Eyes are Poor. Instead of Measuring Eye Opening (difficult) and Putting This Into A Spreadsheet, the Actual Eyes are Presented Format is always Top = No equalization Middle = Optimized for Duobinary Bottom = Optimized for NRZ SDD21 Magnitude Plot Included

7 Tyco Case 1-1 db(sdd21) E8 1E9 freq, Hz 1E1 Top = No Equalization Mid = Duobinary Equalization Bottom = NRZ Equalization

8 Tyco Case 2-1 db(sdd21) E8 1E9 freq, Hz 1E1

9 Tyco Case 3-1 db(sdd21) E8 1E9 freq, Hz 1E1

10 Tyco Case 4-1 db(sdd21) E8 1E9 freq, Hz 1E1

11 Tyco Case 5-1 db(sdd21) E8 1E9 freq, Hz 1E1

12 Tyco Case 6-1 db(sdd21) E8 1E9 freq, Hz 1E1

13 Tyco Case 7-1 db(sdd21) E8 1E9 freq, Hz 1E1

14 Molex 25 Inch, No Backdrill -1 db(sdd21) E8 1E9 freq, Hz 1E1

15 Molex 4 Inch, Backdrilled -1 db(sdd21) E8 1E9 freq, Hz 1E1

16 Intel B1-1 db(sdd21) E8 1E9 freq, Hz 1E1

17 Intel B2-1 db(sdd21) E8 1E9 freq, Hz 1E1

18 Intel B32-1 db(sdd21) E8 1E9 freq, Hz 1E1

19 Intel M1-1 db(sdd21) E8 1E9 freq, Hz 1E1

20 Intel M2-1 db(sdd21) E8 1E9 freq, Hz 1E1

21 Intel M32-1 db(sdd21) E8 1E9 freq, Hz 1E1

22 Intel T1-1 db(sdd21) E8 1E9 freq, Hz 1E1

23 Intel T2-1 db(sdd21) E8 1E9 freq, Hz 1E1

24 Intel T32-1 db(sdd21) E8 1E9 freq, Hz 1E1

25 Conclusions from Duobinary and NRZ Comparative Simulations Duobinary is not immune to crosstalk and jitter effects Rx (DFE) equalization needed for both Duobinary and NRZ Curious Phenomenon: NRZ Optimization frequently results in better DB eye than pure DB optimization Correlates with lab waveforms Difference between Duobinary- and NRZ-optimized waveforms is incremental, not order of magnitude Beliefs: For same BER implementation complexity will be similar between DB and NRZ Channels will drive implementation complexity, more than signaling does

26 Acknowledgement Backplanes / Measurements Tyco Molex Intel Assistance Gourgen Onnasayan, Molex Brian Seemann, Xilinx Dan Hulse, Xilinx

27 Supporting Slides

28 Worst Case Xtalk Channels Intel is B3 NEXT2 Molex is INBOUND/sj3k3g3h3_SPARS.s4p Tyco is Case 7 N1

29 Intel Bottom Layer NEXT -25 SDD21 (db) Frequency (Hz)

30 Intel Middle Layer NEXT -25 SDD21(dB) Frequency (Hz)

31 Intel Top Layer NEXT -25 SDD21 (db) Frequency (Hz)

32 Worst 3 Intel NEXT -25 SDD21 (db) Frequency (Hz)

33 Tyco NEXT -2 SDD21 (db) Frequency (Hz)

34 Molex 1m-INBOUND-NEXT SDD21 (db) Freq (Hz)

35 Crosstalk at Tx (2 Aggressors) 2 Relative Amplitude x1-7 4x1-7 6x1-7 8x1-7 Time (second)

36 Tx Signal Showing Jitter and 7.5 GHz Effect

37 Molex Concept Backplane Molex GBX connectors ISOLA FR-48 material 225 mil thick Total signal path = 39 BP + 2x2 LC + 2x3 FPGA Bd = 5 inches on FR-48

38 Molex Backplane and Xilinx FPGA 1Gbps NRZ Waveform before Rx Eq Without Crosstalk FR-48 Backdrilled 39 BP +2x2 Probe Card +2x3 Si Board =5 inches BER<1^13 Crosstalk shown (right) With NEXT Crosstalk driven Note how Crosstalk disturbs the DB Eye NRZ Rx still receives signal

Measurements and Simulation Results in Support of IEEE 802.3bj Objective

Measurements and Simulation Results in Support of IEEE 802.3bj Objective Measurements and Simulation Results in Support of IEEE 802.3bj Objective Jitendra Mohan, National Semiconductor Corporation Pravin Patel, IBM Zhiping Yang, Cisco Peerouz Amleshi, Mark Bugg, Molex Sep 2011,

More information

Duobinary Transmission over ATCA Backplanes

Duobinary Transmission over ATCA Backplanes Duobinary Transmission over ATCA Backplanes Majid Barazande-Pour John Khoury November 15-19, 2004 IEEE 802.3ap Backplane Ethernet Task Force Plenary Meeting San Antonio Texas Outline Introduction Adaptive

More information

Approach For Supporting Legacy Channels Per IEEE 802.3bj Objective

Approach For Supporting Legacy Channels Per IEEE 802.3bj Objective Approach For Supporting Legacy Channels Per IEEE 802.3bj Objective Jitendra Mohan, Texas Instruments Pravin Patel, IBM Jan 2012, IEEE 802.3bj Meeting, Newport Beach 1 Agenda Approach to enable NRZ over

More information

Comparison of NRZ, PR-2, and PR-4 signaling. Qasim Chaudry Adam Healey Greg Sheets

Comparison of NRZ, PR-2, and PR-4 signaling. Qasim Chaudry Adam Healey Greg Sheets Comparison of NRZ, PR-2, and PR-4 signaling Presented by: Rob Brink Contributors: Pervez Aziz Qasim Chaudry Adam Healey Greg Sheets Scope and Purpose Operation over electrical backplanes at 10.3125Gb/s

More information

Brian Holden Kandou Bus, S.A. IEEE GE Study Group September 2, 2013 York, United Kingdom

Brian Holden Kandou Bus, S.A. IEEE GE Study Group September 2, 2013 York, United Kingdom Simulation results for NRZ, ENRZ & PAM-4 on 16-wire full-sized 400GE backplanes Brian Holden Kandou Bus, S.A. brian@kandou.com IEEE 802.3 400GE Study Group September 2, 2013 York, United Kingdom IP Disclosure

More information

Update on FEC Proposal for 10GbE Backplane Ethernet. Andrey Belegolovy Andrey Ovchinnikov Ilango. Ganga Fulvio Spagna Luke Chang

Update on FEC Proposal for 10GbE Backplane Ethernet. Andrey Belegolovy Andrey Ovchinnikov Ilango. Ganga Fulvio Spagna Luke Chang Update on FEC Proposal for 10GbE Backplane Ethernet Andrey Belegolovy Andrey Ovchinnikov Ilango Ganga Fulvio Spagna Luke Chang 802.3ap FEC Proposal IEEE802.3ap Plenary Meeting Vancouver, Nov14-17 2005

More information

10 Gb/s Duobinary Signaling over Electrical Backplanes Experimental Results and Discussion

10 Gb/s Duobinary Signaling over Electrical Backplanes Experimental Results and Discussion 10 Gb/s Duobinary Signaling over Electrical Backplanes Experimental Results and Discussion J. Sinsky, A. Adamiecki, M. Duelk, H. Walter, H. J. Goetz, M. Mandich contact: sinsky@lucent.com Supporters John

More information

CU4HDD Backplane Channel Analysis

CU4HDD Backplane Channel Analysis CU4HDD Backplane Channel Analysis Presenter: Peter Wu, Marvell 1 Outline Analysis of 54 SAS backplane channels (www.t10.org) Channels are from connector to connector (TP1 TP4) IL - Insertion loss ICR

More information

High Speed Link Simulator Stateye and Matlab. EE Dr Samuel Palermo

High Speed Link Simulator Stateye and Matlab. EE Dr Samuel Palermo High Speed Link Simulator Stateye and Matlab EE689-606 Dr Samuel Palermo PROCEDURES 1. Channel Model Download - STATEYE does not provide channel information, therefore we have to get touchstone type channel

More information

Ali Ghiasi. Nov 8, 2011 IEEE GNGOPTX Study Group Atlanta

Ali Ghiasi. Nov 8, 2011 IEEE GNGOPTX Study Group Atlanta Ali Ghiasi Nov 8, 2011 IEEE 802.3 100GNGOPTX Study Group Atlanta 1 Overview I/O Trend Line card implementations VSR/CAUI-4 application model cppi-4 application model VSR loss budget Possible CAUI-4 loss

More information

Signal Integrity Design Using Fast Channel Simulator and Eye Diagram Statistics

Signal Integrity Design Using Fast Channel Simulator and Eye Diagram Statistics Signal Integrity Design Using Fast Channel Simulator and Eye Diagram Statistics Sanjeev Gupta, Signal Integrity Applications Expert Colin Warwick, Signal Integrity Product Manager Agilent EEsof EDA XTalk1

More information

ELECTRICAL PERFORMANCE REPORT

ELECTRICAL PERFORMANCE REPORT CIRCUITS & DESIGN ELECTRICAL PERFORMANCE REPORT DENSIPAC 4 ROW Date: 06-12-2006 Circuits & Design EMEA Circuits & Design 1/21 06/12/2006 1 INTRODUCTION... 3 2 CONNECTORS, TEST BOARDS AND TEST EQUIPMENT...

More information

Approved Minutes IEEE P802.3AP - Backplane Ethernet January 24 26, 2005 Vancouver, BC

Approved Minutes IEEE P802.3AP - Backplane Ethernet January 24 26, 2005 Vancouver, BC Approved Minutes IEEE P802.3AP - Backplane Ethernet January 24 26, 2005 Vancouver, BC Prepared by: John D Ambrosia Meeting convened at 8:32 am, January 24, 2005 Agenda / Housekeeping Issues Adam Healey

More information

Powering Collaboration and Innovation in the Simulation Design Flow Agilent EEsof Design Forum 2010

Powering Collaboration and Innovation in the Simulation Design Flow Agilent EEsof Design Forum 2010 Powering Collaboration and Innovation in the Simulation Design Flow Agilent EEsof Design Forum 2010 Channel Simulator and AMI model support within ADS Page 1 Contributors to this Paper José Luis Pino,

More information

DesignCon Pavel Zivny, Tektronix, Inc. (503)

DesignCon Pavel Zivny, Tektronix, Inc. (503) DesignCon 2009 New methods of measuring the performance of equalized serial data links and correlation of performance measures across the design flow, from simulation to measurement, and final BER tests

More information

New Serial Link Simulation Process, 6 Gbps SAS Case Study

New Serial Link Simulation Process, 6 Gbps SAS Case Study ew Serial Link Simulation Process, 6 Gbps SAS Case Study Donald Telian SI Consultant Session 7-TH2 Donald Telian SI Consultant About the Authors Donald Telian is an independent Signal Integrity Consultant.

More information

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels Why Test the Receiver? Serial Data communications standards have always specified both the transmitter and

More information

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels Why Test the Receiver? Serial Data communications standards have always specified both the transmitter and

More information

PAM-2 on a 1 Meter Backplane Channel

PAM-2 on a 1 Meter Backplane Channel PAM-2 on a 1 Meter Backplane Channel Pravin Patel (IBM) Mike Li (Altera) Scott Kipp (Brocade) Adam Healey (LSI) Mike Dudek (Qlogic) Karl Muth (TI) September 2011 1 Supporters Myles Kimmit (Emulex) Fred

More information

Line Signaling and FEC Performance Comparison for 25Gb/s 100GbE IEEE Gb/s Backplane and Cable Task Force Chicago, September 2011

Line Signaling and FEC Performance Comparison for 25Gb/s 100GbE IEEE Gb/s Backplane and Cable Task Force Chicago, September 2011 Line Signaling and FEC Performance Comparison for 25Gb/s 1GbE IEEE 82.3 1 Gb/s Backplane and Cable Task Force Chicago, September 211 Troy Beukema, Mounir Meghelli Supporters and Contributors Mike Dudek,

More information

Performance comparison study for Rx vs Tx based equalization for C2M links

Performance comparison study for Rx vs Tx based equalization for C2M links Performance comparison study for Rx vs Tx based equalization for C2M links Karthik Gopalakrishnan, Basel Alnabulsi, Jamal Riani, Ilya Lyubomirsky, and Sudeep Bhoja, Inphi Corp. IEEE P802.3ck Task Force

More information

SI Analysis & Measurement as easy as mobile apps ISD, ADK, X2D2

SI Analysis & Measurement as easy as mobile apps ISD, ADK, X2D2 SI Analysis & Measurement as easy as mobile apps ISD, ADK, X2D2 Ching-Chao Huang huang@ataitec.com Outline Can SI tools be made like mobile apps? Introduction of AtaiTec SI software Most applications in

More information

Measurements Results of GBd VCSEL Over OM3 with and without Equalization

Measurements Results of GBd VCSEL Over OM3 with and without Equalization Measurements Results of 25.78 GBd VCSEL Over OM3 with and without Equalization IEEE 100GNGOPTX Study Group Ali Ghiasi and Fred Tang Broadcom Corporation May 14, 2012 Minneapolis Overview Test setup Measured

More information

Unapproved Minutes IEEE P802.3AP - Backplane Ethernet November 16-18, 2004 San Antonio, Tx

Unapproved Minutes IEEE P802.3AP - Backplane Ethernet November 16-18, 2004 San Antonio, Tx Unapproved Minutes IEEE P802.3AP - Backplane Ethernet November 16-18, 2004 San Antonio, Tx Prepared by: John D Ambrosia Meeting convened at 8:35 am, November 16, 2004. Agenda / Housekeeping Issues Introductions

More information

100Gb/s Single-lane SERDES Discussion. Phil Sun, Credo Semiconductor IEEE New Ethernet Applications Ad Hoc May 24, 2017

100Gb/s Single-lane SERDES Discussion. Phil Sun, Credo Semiconductor IEEE New Ethernet Applications Ad Hoc May 24, 2017 100Gb/s Single-lane SERDES Discussion Phil Sun, Credo Semiconductor IEEE 802.3 New Ethernet Applications Ad Hoc May 24, 2017 Introduction This contribution tries to share thoughts on 100Gb/s single-lane

More information

Presentation to IEEE P802.3ap Backplane Ethernet Task Force July 2004 Working Session

Presentation to IEEE P802.3ap Backplane Ethernet Task Force July 2004 Working Session Presentation to IEEE P802.3ap Backplane Ethernet Task Force July 2004 Working Session Title: PAM-4 versus NRZ Signaling: "Basic Theory" Source: John Bulzacchelli Troy Beukema David R Stauffer Joe Abler

More information

MR Interface Analysis including Chord Signaling Options

MR Interface Analysis including Chord Signaling Options MR Interface Analysis including Chord Signaling Options David R Stauffer Margaret Wang Johnston Andy Stewart Amin Shokrollahi Kandou Bus SA May 12, 2014 Kandou Bus, S.A 1 Contribution Number: OIF2014.113

More information

Proposed reference equalizer change in Clause 124 (TDECQ/SECQ. methodologies).

Proposed reference equalizer change in Clause 124 (TDECQ/SECQ. methodologies). Proposed reference equalizer change in Clause 124 (TDECQ/SECQ methodologies). 25th April 2017 P802.3bs SMF ad hoc Atul Gupta, Macom Marco Mazzini, Cisco Introduction In mazzini_01a_0317_smf, some concerns

More information

Exceeding the Limits of Binary Data Transmission on Printed Circuit Boards by Multilevel Signaling

Exceeding the Limits of Binary Data Transmission on Printed Circuit Boards by Multilevel Signaling Exceeding the Limits of Binary Data Transmission on Printed Circuit Boards by Multilevel Signaling Markus Grözing, Manfred Berroth INT, in cooperation with Michael May Agilent Technologies, Böblingen Prof.

More information

Proposal for 10Gb/s single-lane PHY using PAM-4 signaling

Proposal for 10Gb/s single-lane PHY using PAM-4 signaling Proposal for 10Gb/s single-lane PHY using PAM-4 signaling Rob Brink, Agere Systems Bill Hoppin, Synopsys Supporters Ted Rado, Analogix John D Ambrosia, Tyco Electronics* * This contributor supports multi-level

More information

IMPACT ORTHOGONAL ROUTING GUIDE

IMPACT ORTHOGONAL ROUTING GUIDE Impact TM Orthogonal Midplane System Routing Guide SYSTEM ROUTING GUIDE 1 of 15 TABLE OF CONTENTS I. Overview of the Connector...3 II. Routing Strategies... Compliant Pin Via Construction... Transmission

More information

AMI Modeling Methodology and Measurement Correlation of a 6.25Gb/s Link

AMI Modeling Methodology and Measurement Correlation of a 6.25Gb/s Link May 26th, 2011 DAC IBIS Summit June 2011 AMI Modeling Methodology and Measurement Correlation of a 6.25Gb/s Link Ryan Coutts Antonis Orphanou Manuel Luschas Amolak Badesha Nilesh Kamdar Agenda Correlation

More information

52Gb/s Chip to Module Channels using zqsfp+ Mike Dudek QLogic Barrett Bartell Qlogic Tom Palkert Molex Scott Sommers Molex 10/23/2014

52Gb/s Chip to Module Channels using zqsfp+ Mike Dudek QLogic Barrett Bartell Qlogic Tom Palkert Molex Scott Sommers Molex 10/23/2014 52Gb/s Chip to Module Channels using zqsfp+ Mike Dudek QLogic Barrett Bartell Qlogic Tom Palkert Molex Scott Sommers Molex 10/23/2014 Channel 2 Channel Host Stripline Measured with VNA, 97Ω zqsfp+ HFSS

More information

Using Allegro PCB SI GXL to Make Your Multi-GHz Serial Link Work Right Out of the Box

Using Allegro PCB SI GXL to Make Your Multi-GHz Serial Link Work Right Out of the Box Using Allegro PCB SI GXL to Make Your Multi-GHz Serial Link Work Right Out of the Box Session 8.11 - Hamid Kharrati - A2e Technologies Agenda About the Project Modeling the System Frequency Domain Analysis

More information

Forensic Analysis of Closed Eyes

Forensic Analysis of Closed Eyes Forensic Analysis of Closed Eyes Dr. Eric Bogatin, Dean, Teledyne LeCroy Signal Integrity Academy Stephen Mueller, Applications Engineering Manager, Teledyne LeCroy Karthik Radhakrishna, Applications Engineer,

More information

Comment #147, #169: Problems of high DFE coefficients

Comment #147, #169: Problems of high DFE coefficients Comment #147, #169: Problems of high DFE coefficients Yasuo Hidaka Fujitsu Laboratories of America, Inc. September 16-18, 215 IEEE P82.3by 25 Gb/s Ethernet Task Force Comment #147 1 IEEE P82.3by 25 Gb/s

More information

CAUI-4 Chip to Chip Simulations

CAUI-4 Chip to Chip Simulations CAUI-4 Chip to Chip Simulations IEEE 802.3bm Task Force Ali Ghiasi Broadcom Corporation Jan 22-23, 2013 Phoenix Overview A CAUI-4 chip to chip link with 20 db loss budget require DFE receiver and to avoid

More information

A 90 Gb/s 2:1 Multiplexer with 1 Tap FFE in SiGe Technology

A 90 Gb/s 2:1 Multiplexer with 1 Tap FFE in SiGe Technology A 90 Gb/s 2:1 Multiplexer with 1 Tap FFE in SiGe Technology Ekaterina Laskin, University of Toronto Alexander Rylyakov, IBM T.J. Watson Research Center October 14 th, 2008 Paper H4 Outline Motivation System

More information

XLAUI/CAUI Electrical Specifications

XLAUI/CAUI Electrical Specifications XLAUI/CAUI Electrical Specifications IEEE 802.3ba Denver 2008 July 15 2008 Ali Ghiasi Broadcom Corporation aghiasi@broadcom.com 802.3 HSSG Nov 13, 2007 Ryan Latchman Gennum Corporation ryan.latchman@gennum.com

More information

Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ)

Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ) Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ) Authors: Tom Palkert: MoSys Jeff Trombley, Haoli Qian: Credo Date: Dec. 4 2014 Presented: IEEE 802.3bs electrical interface

More information

New Techniques for Designing and Analyzing Multi-GigaHertz Serial Links

New Techniques for Designing and Analyzing Multi-GigaHertz Serial Links New Techniques for Designing and Analyzing Multi-GigaHertz Serial Links Min Wang, Intel Henri Maramis, Intel Donald Telian, Cadence Kevin Chung, Cadence 1 Agenda 1. Wide Eyes and More Bits 2. Interconnect

More information

100GEL C2M Channel Reach Update

100GEL C2M Channel Reach Update C2M Channel Reach Update Jane Lim, Cisco Pirooz Tooyserkani, Cisco Upen Reddy Kareti, Cisco Joel Goergen, Cisco Marco Mazzini, Cisco 7/11/2018 IEEE P802.3ck 100Gb/s, 200Gb/s, and 400Gb/s Electrical Interfaces

More information

Component BW requirement of 56Gbaud Modulations for 400GbE 2 & 10km PMD

Component BW requirement of 56Gbaud Modulations for 400GbE 2 & 10km PMD Component BW requirement of 56Gbaud Modulations for 400GbE 2 & 10km PMD IEEE 802.3bs 400GbE Task Force Plenary meeting, San Diego, CA July 14 18, 2014 Fei Zhu, Yangjing Wen, Yusheng Bai Huawei US R&D Center

More information

Practical Receiver Equalization Tradeoffs Applicable to Next- Generation 28 Gb/s Links with db Loss Channels

Practical Receiver Equalization Tradeoffs Applicable to Next- Generation 28 Gb/s Links with db Loss Channels DesignCon 2013 Practical Receiver Equalization Tradeoffs Applicable to Next- Generation 28 Gb/s Links with 20 35 db Loss Channels Edward Frlan, Semtech Corp. (EFrlan@semtech.com) Francois Tremblay, Semtech

More information

HMC-C064 HIGH SPEED LOGIC. 50 Gbps, XOR / XNOR Module. Features. Typical Applications. General Description. Functional Diagram

HMC-C064 HIGH SPEED LOGIC. 50 Gbps, XOR / XNOR Module. Features. Typical Applications. General Description. Functional Diagram HMC-C4 Features Typical Applications The HMC-C4 is ideal for: OC-78 and SDH STM-25 Equipment Serial Data Transmission up to 5 Gbps Digital Logic Systems up to 5 Gbps Broadband Test and Measurement Functional

More information

Further Investigation of Bit Multiplexing in 400GbE PMA

Further Investigation of Bit Multiplexing in 400GbE PMA Further Investigation of Bit Multiplexing in 400GbE PMA Tongtong Wang, Xinyuan Wang, Wenbin Yang HUAWEI TECHNOLOGIES CO., LTD. IEEE 802.3bs 400 GbE Task Force Introduction and Background Bit-Mux in PMA

More information

Clause 74 FEC and MLD Interactions. Magesh Valliappan Broadcom Mark Gustlin - Cisco

Clause 74 FEC and MLD Interactions. Magesh Valliappan Broadcom Mark Gustlin - Cisco Clause 74 FEC and MLD Interactions Magesh Valliappan Broadcom Mark Gustlin - Cisco Introduction The following slides investigate whether the objectives of the Clause 74 FEC* can be met with MLD for KR4,

More information

Pre-Emphasis and Equalization Parameter Optimization with Fast, Worst-Case/Multibillion-Bit Verification

Pre-Emphasis and Equalization Parameter Optimization with Fast, Worst-Case/Multibillion-Bit Verification Pre-Emphasis and Equalization Parameter Optimization with Fast, Worst-Case/Multibillion-Bit Verification Andy Turudic, Altera Corporation Steven McKinney, Mentor Graphics Vladimir Dmitriev-Zdorov, Mentor

More information

Serial Data Link Analysis Visualizer (SDLA Visualizer) Option SDLA64, DPOFL-SDLA64

Serial Data Link Analysis Visualizer (SDLA Visualizer) Option SDLA64, DPOFL-SDLA64 Serial Data Link Analysis Visualizer (SDLA Visualizer) Option SDLA64, DPOFL-SDLA64 SDLA Visualizer and DPOJET with simultaneous views of a PCI Express 3.0 acquired signal, signal after compliance channel

More information

On Figure of Merit in PAM4 Optical Transmitter Evaluation, Particularly TDECQ

On Figure of Merit in PAM4 Optical Transmitter Evaluation, Particularly TDECQ On Figure of Merit in PAM4 Optical Transmitter Evaluation, Particularly TDECQ Pavel Zivny, Tektronix V1.0 On Figure of Merit in PAM4 Optical Transmitter Evaluation, Particularly TDECQ A brief presentation

More information

The Case of the Closing Eyes: Is PAM the Answer? Is NRZ dead?

The Case of the Closing Eyes: Is PAM the Answer? Is NRZ dead? The Case of the Closing Eyes: Is PAM the Answer? Is NRZ dead? Agenda Introductions Overview Design Engineering Perspective Test & Measurement Perspective Summary Audience Discussion Panelists Cathy Liu

More information

The Challenges of Measuring PAM4 Signals

The Challenges of Measuring PAM4 Signals TITLE The Challenges of Measuring PAM4 Signals Panelists: Doug Burns, SiSoft Stephen Mueller, Teledyne LeCroy Luis Boluña, Keysight Technologies Mark Guenther, Tektronix Image Jose Moreira, Advantest Martin

More information

Summary of NRZ CDAUI proposals

Summary of NRZ CDAUI proposals Summary of NRZ CDAUI proposals Piers Dawe Tom Palkert Jeff Twombly Haoli Qian Mellanox Technologies MoSys Credo Semiconductor Credo Semiconductor Contributors Scott Irwin Mike Dudek Ali Ghiasi MoSys QLogic

More information

Problems of high DFE coefficients

Problems of high DFE coefficients Problems of high DFE coefficients Yasuo Hidaka Fujitsu Laboratories of America, Inc. September, 5 IEEE P8.3by 5 Gb/s Ethernet Task Force Abstract If we allow high DFE coefficients, we cannot meet MTTFPA

More information

New Technologies for 6 Gbps Serial Link Design & Simulation, a Case Study

New Technologies for 6 Gbps Serial Link Design & Simulation, a Case Study New Technologies for 6 Gbps Serial Link Session # 8ICP8 Revision 1.0 SI Consultant Donald Telian Hitachi GST Paul Larson, Ravinder Ajmani IBM Kent Dramstad, Adge Hawes Presented at ABSTRACT The design

More information

AMI Simulation with Error Correction to Enhance BER

AMI Simulation with Error Correction to Enhance BER DesignCon 2011 AMI Simulation with Error Correction to Enhance BER Xiaoqing Dong, Huawei Technologies Dongxiaoqing82@huawei.com Geoffrey Zhang, Huawei Technologies geoff.zhang@huawei.com Kumar Keshavan,

More information

CAUI-4 Application Requirements

CAUI-4 Application Requirements CAUI-4 Application Requirements IEEE 100GNGOPTX Study Group Ali Ghiasi Broadcom Corporation July 17, 2012 San Diego List of Suporters Mike Li Altera Vasu Parthasrathy - Broadcom Richard Mellitz Intel Ken

More information

HMC958LC5 HIGH SPEED LOGIC - SMT. Typical Applications. Features. Functional Diagram. General Description

HMC958LC5 HIGH SPEED LOGIC - SMT. Typical Applications. Features. Functional Diagram. General Description Typical Applications Features The HMC958LC5 is ideal for: SONET OC-192 and 1 GbE 16G Fiber Channel 4:1 Multiplexer Built-In Test Broadband Test & Measurement Functional Diagram Supports High Data Rates:

More information

LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES. Masum Hossain University of Alberta

LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES. Masum Hossain University of Alberta LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES Masum Hossain University of Alberta 0 Outline Why ADC-Based receiver? Challenges in ADC-based receiver ADC-DSP based Receiver Reducing impact of Quantization

More information

PAM4 signals for 400 Gbps: acquisition for measurement and signal processing

PAM4 signals for 400 Gbps: acquisition for measurement and signal processing TITLE PAM4 signals for 400 Gbps: acquisition for measurement and signal processing Image V1.00 1 Introduction, content High speed serial data links are in the process in increasing line speeds from 25

More information

BER margin of COM 3dB

BER margin of COM 3dB BER margin of COM 3dB Yasuo Hidaka Fujitsu Laboratories of America, Inc. September 9, 2015 IEEE P802.3by 25 Gb/s Ethernet Task Force Abstract I was curious how much actual margin we have with COM 3dB So,

More information

100G EDR and QSFP+ Cable Test Solutions

100G EDR and QSFP+ Cable Test Solutions 100G EDR and QSFP+ Cable Test Solutions (IBTA, 100GbE, CEI) DesignCon 2017 James Morgante Anritsu Company Presenter Bio James Morgante Application Engineer Eastern United States james.morgante@anritsu.com

More information

Practical De-embedding for Gigabit fixture. Ben Chia Senior Signal Integrity Consultant 5/17/2011

Practical De-embedding for Gigabit fixture. Ben Chia Senior Signal Integrity Consultant 5/17/2011 Practical De-embedding for Gigabit fixture Ben Chia Senior Signal Integrity Consultant 5/17/2011 Topics Why De-Embedding/Embedding? De-embedding in Time Domain De-embedding in Frequency Domain De-embedding

More information

Transmission Distance and Jitter Guide

Transmission Distance and Jitter Guide Transmission Distance and Jitter Guide IDT77V1264L200 Application Note AN-330 Revision History September 27, 2001: Initial publication. Cable Length Guide for the 77V1264L200 Overview The purpose of this

More information

M809256PA OIF-CEI CEI-56G Pre-Compliance Receiver Test Application

M809256PA OIF-CEI CEI-56G Pre-Compliance Receiver Test Application M809256PA OIF-CEI CEI-56G Pre-Compliance Receiver Test Application Find us at www.keysight.com Page 1 Table of Contents Key Features... 3 Description... 3 Calibrations and Tests Covered by M809256PA Pre-Compliance

More information

Eye Doctor II Advanced Signal Integrity Tools

Eye Doctor II Advanced Signal Integrity Tools Eye Doctor II Advanced Signal Integrity Tools EYE DOCTOR II ADVANCED SIGNAL INTEGRITY TOOLS Key Features Eye Doctor II provides the channel emulation and de-embedding tools Adds precision to signal integrity

More information

Ali Ghiasi. Jan 23, 2011 IEEE GNGOPTX Study Group Newport Beach

Ali Ghiasi. Jan 23, 2011 IEEE GNGOPTX Study Group Newport Beach Ali Ghiasi Jan 23, 2011 IEEE 802.3 100GNGOPTX Study Group Newport Beach 1 Implication of the Retimed Interface 100G-SR4 link performance is dominated by the VCSEL response with about 4 dbo of penalty if

More information

JNEye User Guide. 101 Innovation Drive San Jose, CA UG Subscribe Send Feedback

JNEye User Guide. 101 Innovation Drive San Jose, CA UG Subscribe Send Feedback JNEye User Guide Subscribe UG-1146 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 JNEye User Guide Contents System Requirements and Installation Guide... 1-1 System Requirements... 1-1 Installation...

More information

System Evolution with 100G Serial IO

System Evolution with 100G Serial IO System Evolution with 100G Serial IO Ali Ghiasi GhiasiQuantum LLC 100 Gb/s/Lane NEA Meeting New Orleans May 24th, 2017 Overview q Since 10GBASE-KR superset ASIC SerDes have supported C2M, C2M, and backplane

More information

DesignCon New Serial Link Simulation Process, 6 Gbps SAS Case Study. Donald Telian, SI Consultant

DesignCon New Serial Link Simulation Process, 6 Gbps SAS Case Study. Donald Telian, SI Consultant DesignCon 2009 New Serial Link Simulation Process, 6 Gbps SAS Case Study Donald Telian, SI Consultant telian@sti.net Paul Larson, Hitachi GST paul.larson@hitachigst.com Ravinder Ajmani, Hitachi GST Ravinder.Ajmani@hitachiGST.com

More information

32 G/64 Gbaud Multi Channel PAM4 BERT

32 G/64 Gbaud Multi Channel PAM4 BERT Product Introduction 32 G/64 Gbaud Multi Channel PAM4 BERT PAM4 PPG MU196020A PAM4 ED MU196040A Signal Quality Analyzer-R MP1900A Series Outline of MP1900A series PAM4 BERT Supports bit error rate measurements

More information

Development of an oscilloscope based TDP metric

Development of an oscilloscope based TDP metric Development of an oscilloscope based TDP metric IEEE 2015 Greg LeCheminant Supporters Jonathan King Finisar Ali Ghiasi Ghiasi Quantum 2015 Page 2 Understanding the basic instrumentation issues Equivalent-time

More information

Equalizing XAUI Backplanes with the MAX3980

Equalizing XAUI Backplanes with the MAX3980 Design Note: HFDN-17.0 Rev.1; 04/08 Equalizing XAUI Backplanes with the MAX3980 AVAILABLE Equalizing XAUI Backplanes with the MAX3980 1 Introduction This discussion explores the performance of the MAX3980

More information

Next Generation Ultra-High speed standards measurements of Optical and Electrical signals

Next Generation Ultra-High speed standards measurements of Optical and Electrical signals Next Generation Ultra-High speed standards measurements of Optical and Electrical signals Apr. 2011, V 1.0, prz Agenda Speeds above 10 Gb/s: Transmitter and Receiver test setup Transmitter Test 1,2 : Interconnect,

More information

DesignCon Simulation Techniques for 6+ Gbps Serial Links. Donald Telian, Siguys

DesignCon Simulation Techniques for 6+ Gbps Serial Links. Donald Telian, Siguys DesignCon 2010 Simulation Techniques for 6+ Gbps Serial Links Donald Telian, Siguys telian@siguys.com Sergio Camerlo, Ericsson sergio.camerlo@ericsson.com Brian Kirk, Amphenol TCS brian.kirk@amphenol-tcs.com

More information

Development of an oscilloscope based TDP metric

Development of an oscilloscope based TDP metric Development of an oscilloscope based TDP metric IEEE 2015 Greg LeCheminant Jim Stimple Marlin Viss Supporters Jonathan King Finisar Ali Ghiasi Ghiasi Quantum Pavel Zivny Tektronix 2015 Page 2 Understanding

More information

SECQ Test Method and Calibration Improvements

SECQ Test Method and Calibration Improvements SECQ Test Method and Calibration Improvements IEEE802.3cd, Geneva, January 22, 2018 Matt Sysak, Adee Ran, Hai-Feng Liu, Scott Schube In support of comments 82-84 Summary We are proposing revising the wording

More information

Improving IBIS-AMI Model Accuracy: Model-to-Model and Model-to-Lab Correlation Case Studies

Improving IBIS-AMI Model Accuracy: Model-to-Model and Model-to-Lab Correlation Case Studies Improving IBIS-AMI Model Accuracy: Model-to-Model and Model-to-Lab Correlation Case Studies Dong Yang 1, Yunong Gan 1, Vivek Telang 1, Magesh Valliappan 1, Fred S. Tang 1, Todd Westerhoff 2, and Fanyi

More information

50 Gb/s per lane MMF objectives. IEEE 50G & NGOATH Study Group January 2016, Atlanta, GA Jonathan King, Finisar

50 Gb/s per lane MMF objectives. IEEE 50G & NGOATH Study Group January 2016, Atlanta, GA Jonathan King, Finisar 50 Gb/s per lane MMF objectives IEEE 50G & NGOATH Study Group January 2016, Atlanta, GA Jonathan King, Finisar 1 Introduction Contents Overview of technology options for 50 Gb/s per lane over MMF, and

More information

Samtec Final Inch PCIE Series Connector Differential Pair Configuration Channel Properties

Samtec Final Inch PCIE Series Connector Differential Pair Configuration Channel Properties Samtec Final Inch PCIE Series Connector Differential Pair Configuration Channel Properties Scott McMorrow, Director of Engineering Jim Bell, Senior Signal Integrity Engineer Page 1 Introduction and Philosophy

More information

HMC-C060 HIGH SPEED LOGIC. 43 Gbps, D-TYPE FLIP-FLOP MODULE. Features. Typical Applications. General Description. Functional Diagram

HMC-C060 HIGH SPEED LOGIC. 43 Gbps, D-TYPE FLIP-FLOP MODULE. Features. Typical Applications. General Description. Functional Diagram HMC-C Features Typical Applications The HMC-C is ideal for: OC-78 and SDH STM-25 Equipment Serial Data Transmission up to 43 Gbps Digital Logic Systems up to 43 Gbps Broadband Test and Measurement Functional

More information

More Insights of IEEE 802.3ck Baseline Reference Receivers

More Insights of IEEE 802.3ck Baseline Reference Receivers More Insights of IEEE 802.3ck Baseline Reference Receivers Yuchun Lu, Huawei Zhilei Huang, Huawei Yan Zhuang, Huawei IEEE 802.3 100 Gb/s, 200 Gb/s, and 400 Gb/s Electrical Interfaces Task Force Table of

More information

GT Dual-Row Nano Vertical Thru-Hole High Speed Characterization Report For Differential Data Applications

GT Dual-Row Nano Vertical Thru-Hole High Speed Characterization Report For Differential Data Applications GT-16-97 Dual-Row Nano Vertical Thru-Hole For Differential Data Applications 891-007-15S Vertical Thru-Hole PCB 891-001-15P Cable Mount Revision History Rev Date Approved Description A 8/31/2016 R. Ghiselli/G.

More information

Further work on S/N Budget Channel specification May 8

Further work on S/N Budget Channel specification May 8 Further work on S/N Budget Channel specification Charles Moore Ron Kennedy Avago Technologies Avago Technologies 2012 May 8 Supporters: Mike Dudek QLogic Note, for this presentation we use the term S/N

More information

Laboratory 4. Figure 1: Serdes Transceiver

Laboratory 4. Figure 1: Serdes Transceiver Laboratory 4 The purpose of this laboratory exercise is to design a digital Serdes In the first part of the lab, you will design all the required subblocks for the digital Serdes and simulate them In part

More information

Generation of Novel Waveforms Using PSPL Pulse Generators

Generation of Novel Waveforms Using PSPL Pulse Generators Generation of Novel Waveforms Using PSPL Pulse Generators James R. Andrews, Ph.D, IEEE Fellow & Bob McLaughlin PSPL Founder & former President (retired) PSPL Sales Engineer Picosecond Pulse Labs (PSPL)

More information

COM Study for db Channels of CAUI-4 Chip-to-Chip Link

COM Study for db Channels of CAUI-4 Chip-to-Chip Link COM Study for 15-20 db Channels of CAUI-4 Chip-to-Chip Link Mike Peng Li Altera Corporation For IEEE 802.3bm July 15-18, 2013 1 Purposes Explore the solution space and technical feasibility for CAUI-4

More information

Keysight N4965A Multi-Channel BERT 12.5 Gb/s. Data Sheet

Keysight N4965A Multi-Channel BERT 12.5 Gb/s. Data Sheet Keysight Multi-Channel BERT 2.5 Gb/s Data Sheet 02 Keysight Multi-Channel BERT 2.5 Gb/s - Data Sheet Highly cost effective solution for characterizing crosstalk susceptibility, backplanes and multi-lane

More information

PCIe: EYE DIAGRAM ANALYSIS IN HYPERLYNX

PCIe: EYE DIAGRAM ANALYSIS IN HYPERLYNX PCIe: EYE DIAGRAM ANALYSIS IN HYPERLYNX w w w. m e n t o r. c o m PCIe: Eye Diagram Analysis in HyperLynx PCI Express Tutorial This PCI Express tutorial will walk you through time-domain eye diagram analysis

More information

40G SWDM4 MSA Technical Specifications Optical Specifications

40G SWDM4 MSA Technical Specifications Optical Specifications 40G SWDM4 MSA Technical Specifications Specifications Participants Editor David Lewis, LUMENTUM The following companies were members of the SWDM MSA at the release of this specification: Company Commscope

More information

64G Fibre Channel strawman update. 6 th Dec 2016, rv1 Jonathan King, Finisar

64G Fibre Channel strawman update. 6 th Dec 2016, rv1 Jonathan King, Finisar 64G Fibre Channel strawman update 6 th Dec 2016, rv1 Jonathan King, Finisar 1 Background Ethernet (802.3cd) has adopted baseline specs for 53.1 Gb/s PAM4 (per fibre) for MMF links 840 to 860 nm VCSEL based

More information

Receiver Testing to Third Generation Standards. Jim Dunford, October 2011

Receiver Testing to Third Generation Standards. Jim Dunford, October 2011 Receiver Testing to Third Generation Standards Jim Dunford, October 2011 Agenda 1.Introduction 2. Stressed Eye 3. System Aspects 4. Beyond Compliance 5. Resources 6. Receiver Test Demonstration PCI Express

More information

Generating Spectrally Rich Data Sets Using Adaptive Band Synthesis Interpolation

Generating Spectrally Rich Data Sets Using Adaptive Band Synthesis Interpolation Generating Spectrally Rich Data Sets Using Adaptive Band Synthesis Interpolation James C. Rautio Sonnet Software, Inc. WFA: Microwave Component Design Using Optimization Techniques June 2003 Interpolation

More information

Features. For price, delivery, and to place orders, please contact Hittite Microwave Corporation:

Features. For price, delivery, and to place orders, please contact Hittite Microwave Corporation: HMC-C1 Typical Applications The HMC-C1 is ideal for: OC-78 and SDH STM-25 Equipment Serial Data Transmission up to 5 Gbps Short, intermediate, and long haul fiber optic applications Broadband Test and

More information

Datasheet SHF A

Datasheet SHF A SHF Communication Technologies AG Wilhelm-von-Siemens-Str. 23D 12277 Berlin Germany Phone +49 30 772051-0 Fax ++49 30 7531078 E-Mail: sales@shf.de Web: http://www.shf.de Datasheet SHF 19120 A 2.85 GSa/s

More information

Reducing input dynamic range of SOA-preamplifier for 100G-EPON upstream

Reducing input dynamic range of SOA-preamplifier for 100G-EPON upstream Reducing input dynamic range of SOA-preamplifier for 100G-EPON upstream Hanhyub Lee and Hwan Seok Chung July 09-14, 2017 Berlin, Germany 100G-EPON OLT must use a preamplifier to overcome additional losses

More information

Supplemental Measurements of System Background Noise in 10GBASE-T Systems

Supplemental Measurements of System Background Noise in 10GBASE-T Systems Supplemental Measurements of System Background Noise in 10GBASE-T Systems IEEE P802.3bq 40GBASE-T Task Force Pete Cibula (Intel) Dave Chalupsky (Intel) April 8 th, 2014 Page 1 Supplemental Noise Measurements

More information

Xilinx Answer Eye Qualification

Xilinx Answer Eye Qualification Xilinx Answer 70915 Eye Qualification Important Note: This downloadable PDF of an Answer Record is provided to enhance its usability and readability. It is important to note that Answer Records are Web-based

More information

Senior Project Manager / AEO

Senior Project Manager / AEO Kenny Liao 2018.12.18&20 Senior Project Manager / AEO Measurement Demo Prepare instrument for measurement Calibration Fixture removal Conclusion What next? Future trends Resources Acquire channel data

More information

Technical Feasibility of Single Wavelength 400GbE 2km &10km application

Technical Feasibility of Single Wavelength 400GbE 2km &10km application Technical Feasibility of Single Wavelength 400GbE 2km &10km application IEEE 802.3bs 400GbE Task Force Interim Meeting, Norfolk, VA May 12 14, 2014 Fei Zhu, Yangjing Wen, Yanjun Zhu, Yusheng Bai Huawei

More information