ALICE Week Technical Board TPC Intelligent Readout Architecture. Volker Lindenstruth Universität Heidelberg
|
|
- Victor Powell
- 6 years ago
- Views:
Transcription
1 ALICE Week Technical Board TPC Intelligent Readout Architecture Volker Lindenstruth Universität Heidelberg
2 What s new?? TPC occuppancy is much higher than originally assumed New Trigger Detector TRD First time TPC selective readout becomes relevant New Readout/L3 Architecture No intermediate buses and buffer memories - use and local memory instead New dead-time or throtteling architecture
3 TRD/TPC Overall Timeline TEC drift Track segment processing track matching event TRD pretrigger data sampling, linear fit end of TEC drift Data shipping off detector TRD trigger at L1 Trigger at TPC (Gate opens) Time in ms
4 TPC L3 trigger and processing Front- End / Trigger ~2 khz TPC intelligent Readout TRD Trigger L0 Global Trigger Select Regions of Interest Tracking of e+/e- Candidates inside TPC L1 Trigger and readout TPC L2 L2 Other Trigger Detectors, (144 Links, ~60 MB/evt evt) TRD L0pre Ship Zero suppressed TPC Data Sector parallel Ship TRD e+/e- Tracks seeds Conical zero suppressed readout On- line data reduction ( tracking, reconstruction, partial readout, data compression) Reject event Verify e+/e- e+/e- Tracks Hypothesis plus RoIs Track segments and space points DAQ
5 Architecture from TP 10 4 Hz Pb-Pb 10 5 Hz p-p Event Rate TPC DDL ITS PID PHOS TRIG Trigger Data L0 Trigger LDC 2500 MB/s Pb+Pb 20 MB/s p+p LDC LDC LDC LDC LDC Switch G D C G D C G D C G D C STL EDM BUSY L1 Trigger 10 3 Hz Pb-Pb 10 4 Hz p-p µs L2 Trigger 50 Hz zentral + 1 khz dimuon Pb-Pb 550 Hz p-p µs 1250 MB/s Pb+Pb 20 MB/s p+p Switch PDS PDS PDS PDS
6 Some Technology Trends Kapazität Geschwindigkeit (Latenz) Logic: 2x in 3 years 2x in 3 Jahren DRAM: 4x in 3 years 2x in 15 Jahren Disk: 4x in 3 years 2x in 10 Jahren D R AM Jahr Size Cycle Time 1000:1! 2:1! K b 250 ns K b 220 ns Mb 190 ns Mb 165 ns Mb 145 ns Mb 120 ns...
7 Prozessor-DRAM Memory Gap Performance DRAM µproc 60%/yr. (2X/1.5yr) Processor -M e m o r y Performance Gap: (g r o w s 50% / year) DRAM 6%/yr. (2X/15 yrs) Moore s Law Time Volker Dave Lindenstruth, Patterson, November UC Berkeley 1999
8 Testing the uniformity of memory // Vary the size of the array, to determine the size of the cache or the // amount of memory covered by TLB entries. for (size = SIZE_MIN; size <= SIZE_MAX; size *= 2) { // Vary the stride at which we access elements, // to determine the line size and the associativity for (stride = 1; stride <= size; stride *=2) { // Do the following test multiple times so that the granularity of the // timer is better and the start-up effects are reduced. sec = 0; iter = 0; limit = size - stride + 1; iterations = ITERATIONS; do { sec0 = get_seconds(); for (i = iterations; i; i--) // The main loop. // Does a read and a write from various memory locations. for (index = 0; index < limit; index += stride) *(array + index) += 1; iteration stride stride stride size Address sec += (get_seconds() - sec0); iter += iterations; iterations *= 2; } while (sec < 1); stride
9 360 MHz Pentium MMX 190 ns 3 2 bytes bytes L1 Instruct. Cache: 1 6 kb L1 Data Cache: 1 6 kb (4-way associative, 16Byte line) L2 Cache: kb (unified) MMU: 32 I / 64D TLB (4-way assoc) 9 5 n s 2.7 ns
10 360 MHz Pentium MMX L2 Cache off All Caches off
11 Vergleich zweier Supercomputer HP V - Class ( P A - 8x00) SUN E10k ( UltraSparc II) L1 Instruct. Cache: kb L1 Data Cache: kb (4-way associative, 16Byte line) MMU: 160 fully assoc. TLB L1 Instruct. Cache: 1 6 kb L1 Data Cache: 1 6 kb (write-through, non allocate, direct mapped,32byte line) L2 Cache: kb (unified) MMU: 2x64 fully assoc. TLB
12 LogP P (Prozessoren) o ( overhead) P M P M o ( overhead) P M g ( gap ) g ( gap ) L (Latenz) Verbindungs -Netzwerk Volume limited by L/g (aggregate Throughput) L: : Time, a packet travels in the network from sender to receiver o: : overhead to send or receive a message g: shortest time between sent or received message P: Number of processors : Network Interface Card Culler et. al. LogP: Towards a Realistic Model of Parallel Computation; PPOPP, May 1993
13 2-Node Ethernet Cluster Gigabit Ethernet Quelle: Intel Gigabit Ethernet with Carrier Extension Fast Ethernet (100 Mb/s) Test: SUN Gigabit Ethernet Karte IP SUN 450 Ultra Server 1 each Sender produces TCP datastream with large Data buffers; ; receiver simply throws data away Prozessor Utilization: Sender 40%; Receiver 60%! Throughput ca. 160 Mbits! Netto Throughput increases if receiver is implemented as twin processor Why is the TCP/IP Gigabit Ethernet performance so much worse than the theoretically possible?? Note: CMS implemented their own propriate network API for Gethernet and Myrinet
14 First Conclusions - Outlook Memory Bandwidth is the limiting and determining factor. Moving Data requires significant memory bandwidth. Number of TPC Data links dropped from (528 ) to 180 Aggregate data rate per link ~ Hz TPC has highest processing requirements - majority of TPC computation can be done on per sector basis. Keep the number of s that process one sector in parallel to a minimum Today this number is 5 due to TPC granularity Try to get Sector data directly into one processor Selective Readout of TPC sectors can reduce data rate requirement by factors of at least 2-5 Overall complexity of L3 Processor can be reduced by using based receiver modules delivering the data straight into the host memory, thus eliminating the need for VME crates combining the data from multiple TPC links. DATE already uses a GSM paradigm as memory pool - no software changes
15 Receiver Card Architecture Push readout Pointers Data FiFo Optical Receiver Multi Event Buffer FPGA 66/64 Hostbridge Host memory
16 Readout of one TPC sector c a v e c o u n t i n g h o u s e RcvBd RcvBd RcvBd L3 Network RcvBd x2x18 Receiver Processor Each TPC sector is readout by four optical links, which are fed by a small derandomizing buffer in the TPC front-e n d. The optical receiver modules mount directly i n a commercial off the shelf (COTS) receiver computer in the counting house T h e COTS receiver processor performs any necessary hit level functionality on the data in case of L 3 processing The receiver processor can also perform loss less compression and simply forward it to DAQ implementing the TP baseline functionality. The receiver processor is much less expensive than any crate based solution
17 Overall TPC Intelligent Readout Architecture Inner Tracking System DDL LDC/ Muon Tracking Chambers LDC/ Particle Identification Photon Spectrometer LDC/ Switch 36 TPC Sectors LDC/L3 LDC/L3 LDC/L3 LDC/L3 LDC/L3 LDC/L3 LDC/L3 LDC/L3 GDC/L3 GDC/L3 GDC/L3 GDC/L3 GDC/L3 GDC/L3 GDC/L3 GDC/L3 GDC/L3 GDC/L3 GDC/L3 GDC/L3 L3 Matrix GDC/L3 GDC/L3 GDC/L3 GDC/L3 GDC/L3 GDC/L3 GDC/L3 GDC/L3 GDC/L3 GDC/L3 GDC/L3 GDC/L3 GDC/L3 GDC/L3 GDC/L3 GDC/L3 GDC/L3 GDC/L3 GDC/L3 GDC/L3 GDC/L3 GDC/L3 GDC/L3 GDC/L3 Computer center Trigger Decisions Detector busy Trigger Detectors: LDC/ Micro Channelplate - Zero-Degree Cal. - Muon Trigger Chambers - Transition Radiation Detector EDM L0 Trigger L1 Trigger L2 Trigger Trigger Data Each TPC sector forms an independent sector cluster The sector clusters merge through a cluster interconnect/network to a global processing cluster. The aggregate throughput of this network can be scaled up to beyond 5 GB/sec at any point in time allowing to fall back to simple loss less binary readout All nodes in the cluster are generic COTs processors, which are acquired at the latest possible time All processing elements can be replaced and upgraded at any point in time The network is commercial The resulting multiprocessor cluster is generic and can be u s e d a s o f f -line farm PDS PDS PDS PDS
18 Dead Time / Flow Control TPC Buffer (8 black Events) TPC reveiver Buffer > 100 Events High w a t e r mark - send XOFF Scenario I TPC Dead Time is determined centrally For every TPC trigger a counter is incremented For every completely received event the last receiver module produces a message (single bit pulse), which is forwarded through all nodes after they also received the event The event receipt pulse decrements the counter The counter reaching count 7 asserts TPC dead time (there could be an other event already in the queue Event Receipt Daisy Chain RcvBd l o w w a t e r mark - send XOFF Scenario II TPC Dead Time is determined centrally based on rates assuming worst case event sizes Overflow protection for buffers: Assert TPC BUSY if 7 events within 50 ms (assuming 120 MB/event, 1 Gbit) Overflow protection for receiver buffers: ~100 Events in 1 second - OR high- water mark in any receiver buffer (preferred way) No need for reverse flow control on optical link No need for dead time signalling at TPC frontend
19 Summary Memory bandwidth is a very important factor in designing high performance multi processor systems; it needs to be studied in detail Do not move data if not required - moving data costs money (except for some granularity effects) Overall complexity can be reduced by using based receiver modules delivering the data straight into the host memory, thus eliminating the need for VME General purpose COTS processors are less expensive than any crate solution FPGA based receiver card prototype is built, NT driver completed, Linux driver almost completed DDL already planned as version No reverse flow control required for DDL DDL URD to be revised by collaboration ASAP No dead time or throtteling required to be implemented at front-end Two scenarios as to how to implement it for the TPC at back-end without additional cost
LHCb and its electronics. J. Christiansen On behalf of the LHCb collaboration
LHCb and its electronics J. Christiansen On behalf of the LHCb collaboration Physics background CP violation necessary to explain matter dominance B hadron decays good candidate to study CP violation B
More informationPIXEL2000, June 5-8, FRANCO MEDDI CERN-ALICE / University of Rome & INFN, Italy. For the ALICE Collaboration
PIXEL2000, June 5-8, 2000 FRANCO MEDDI CERN-ALICE / University of Rome & INFN, Italy For the ALICE Collaboration CONTENTS: Introduction: Physics Requirements Design Considerations Present development status
More informationALICE Muon Trigger upgrade
ALICE Muon Trigger upgrade Context RPC Detector Status Front-End Electronics Upgrade Readout Electronics Upgrade Conclusions and Perspectives Dr Pascal Dupieux, LPC Clermont, QGPF 2013 1 Context The Muon
More informationMinutes of the ALICE Technical Board, November 14 th, The draft minutes of the October 2013 TF meeting were approved without any changes.
Minutes of the ALICE Technical Board, November 14 th, 2013 ALICE MIN-2013-6 TB-2013 Date 14.11.2013 1. Minutes The draft minutes of the October 2013 TF meeting were approved without any changes. 2. LS1
More informationCSC Data Rates, Formats and Calibration Methods
CSC Data Rates, Formats and Calibration Methods D. Acosta University of Florida With most information collected from the The Ohio State University PRS March Milestones 1. Determination of calibration methods
More informationFRONT-END AND READ-OUT ELECTRONICS FOR THE NUMEN FPD
FRONT-END AND READ-OUT ELECTRONICS FOR THE NUMEN FPD D. LO PRESTI D. BONANNO, F. LONGHITANO, D. BONGIOVANNI, S. REITO INFN- SEZIONE DI CATANIA D. Lo Presti, NUMEN2015 LNS, 1-2 December 2015 1 OVERVIEW
More informationZebra2 (PandA) Functionality and Development. Isa Uzun and Tom Cobb
Zebra2 (PandA) Functionality and Development Isa Uzun and Tom Cobb Control Systems Group 27 April 2016 Outline Part - I ZEBRA and Motivation Hardware Architecture Functional Capabilities Part - II Software
More informationBuild Applications Tailored for Remote Signal Monitoring with the Signal Hound BB60C
Application Note Build Applications Tailored for Remote Signal Monitoring with the Signal Hound BB60C By Justin Crooks and Bruce Devine, Signal Hound July 21, 2015 Introduction The Signal Hound BB60C Spectrum
More informationTHE Collider Detector at Fermilab (CDF) [1] is a general
The Level-3 Trigger at the CDF Experiment at Tevatron Run II Y.S. Chung 1, G. De Lentdecker 1, S. Demers 1,B.Y.Han 1, B. Kilminster 1,J.Lee 1, K. McFarland 1, A. Vaiciulis 1, F. Azfar 2,T.Huffman 2,T.Akimoto
More informationCMS Conference Report
Available on CMS information server CMS CR 1997/017 CMS Conference Report 22 October 1997 Updated in 30 March 1998 Trigger synchronisation circuits in CMS J. Varela * 1, L. Berger 2, R. Nóbrega 3, A. Pierce
More informationAIDA Advanced European Infrastructures for Detectors at Accelerators. Milestone Report. Pixel gas read-out progress
AIDA-MS41 AIDA Advanced European Infrastructures for Detectors at Accelerators Milestone Report Pixel gas read-out progress Colas, P. (CEA) et al 11 December 2013 The research leading to these results
More informationSuperB- DCH. Servizio Ele<ronico Laboratori FrascaA
1 Outline 2 DCH FEE Constraints/Estimate & Main Blocks front- end main blocks Constraints & EsAmate Trigger rate (150 khz) Trigger/DAQ data format I/O BW Trigger Latency Minimum trigger spacing. Chamber
More informationS.Cenk Yıldız on behalf of ATLAS Muon Collaboration. Topical Workshop on Electronics for Particle Physics, 28 September - 2 October 2015
THE ATLAS CATHODE STRIP CHAMBERS A NEW ATLAS MUON CSC READOUT SYSTEM WITH SYSTEM ON CHIP TECHNOLOGY ON ATCA PLATFORM S.Cenk Yıldız on behalf of ATLAS Muon Collaboration University of California, Irvine
More informationBABAR IFR TDC Board (ITB): requirements and system description
BABAR IFR TDC Board (ITB): requirements and system description Version 1.1 November 1997 G. Crosetti, S. Minutoli, E. Robutti I.N.F.N. Genova 1. Timing measurement with the IFR Accurate track reconstruction
More informationUniversity of Oxford Department of Physics. Interim Report
University of Oxford Department of Physics Interim Report Project Name: Project Code: Group: Version: Atlas Binary Chip (ABC ) NP-ATL-ROD-ABCDEC1 ATLAS DRAFT Date: 04 February 1998 Distribution List: A.
More informationFast Orbit Feedback at the SLS. Outline
Fast Orbit Feedback at the SLS 2nd Workshop on Beam Orbit Stabilisation (December4-6, 2002, SPring-8) T. Schilcher Outline Noise Sources at SLS Stability / System Requirements Fast Orbit Feedback Implementation
More informationData Acquisition System for Segmented Reactor Antineutrino Detector
Data Acquisition System for Segmented Reactor Antineutrino Detector Z. Hons a,b,*, J. Vlášek a,c,d a Joint Institute for Nuclear Research, Moscow Region, Dubna, Russian Federation b NPI Nuclear Physics
More informationEECS150 - Digital Design Lecture 12 - Video Interfacing. Recap and Outline
EECS150 - Digital Design Lecture 12 - Video Interfacing Oct. 8, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy of Prof. John
More informationFRANCO MEDDI CERN-ALICE / University of Rome & INFN, Italy. For the ALICE Collaboration
PIXEL2000, June 5-8, 2000 FRANCO MEDDI CERN-ALICE / University of Rome & INFN, Italy For the ALICE Collaboration JUNE 5-8,2000 PIXEL2000 1 CONTENTS: Introduction: Physics Requirements Design Considerations
More informationLossless Compression Algorithms for Direct- Write Lithography Systems
Lossless Compression Algorithms for Direct- Write Lithography Systems Hsin-I Liu Video and Image Processing Lab Department of Electrical Engineering and Computer Science University of California at Berkeley
More informationChapter 4: One-Shots, Counters, and Clocks
Chapter 4: One-Shots, Counters, and Clocks I. The Monostable Multivibrator (One-Shot) The timing pulse is one of the most common elements of laboratory electronics. Pulses can control logical sequences
More informationAdvanced Devices. Registers Counters Multiplexers Decoders Adders. CSC258 Lecture Slides Steve Engels, 2006 Slide 1 of 20
Advanced Devices Using a combination of gates and flip-flops, we can construct more sophisticated logical devices. These devices, while more complex, are still considered fundamental to basic logic design.
More informationLHCb and its electronics.
LHCb and its electronics. J. Christiansen, CERN On behalf of the LHCb collaboration jorgen.christiansen@cern.ch Abstract The general architecture of the electronics systems in the LHCb experiment is described
More informationTHE WaveDAQ SYSTEM FOR THE MEG II UPGRADE
Stefan Ritt, Paul Scherrer Institute, Switzerland Luca Galli, Fabio Morsani, Donato Nicolò, INFN Pisa, Italy THE WaveDAQ SYSTEM FOR THE MEG II UPGRADE DRS4 Chip 0.2-2 ns Inverter Domino ring chain IN Clock
More informationDAQ Systems in Hall A
CODA Users Workshop Data Acquisition at Jefferson Lab Newport News June 7, 2004 DAQ Systems in Hall A Overview of Hall A Standard Equipment: HRS, Beamline,... Parity Experiments Third Arms: BigBite, RCS
More informationDesign, Realization and Test of a DAQ chain for ALICE ITS Experiment. S. Antinori, D. Falchieri, A. Gabrielli, E. Gandolfi
Design, Realization and Test of a DAQ chain for ALICE ITS Experiment S. Antinori, D. Falchieri, A. Gabrielli, E. Gandolfi Physics Department, Bologna University, Viale Berti Pichat 6/2 40127 Bologna, Italy
More informationThe Read-Out system of the ALICE pixel detector
The Read-Out system of the ALICE pixel detector Kluge, A. for the ALICE SPD collaboration CERN, CH-1211 Geneva 23, Switzerland Abstract The on-detector electronics of the ALICE silicon pixel detector (nearly
More informationREADOUT ELECTRONICS FOR TPC DETECTOR IN THE MPD/NICA PROJECT
READOUT ELECTRONICS FOR TPC DETECTOR IN THE MPD/NICA PROJECT S.Movchan, A.Pilyar, S.Vereschagin a, S.Zaporozhets Veksler and Baldin Laboratory of High Energy Physics, Joint Institute for Nuclear Research,
More informationTracking Detector R&D at Cornell University and Purdue University
Tracking Detector R&D at Cornell University and Purdue University We have requested funding for this research from NSF through UCLC. Information available at the web site: * this presentation Cornell University
More informationThe Cornell/Purdue TPC
The Cornell/Purdue TPC Cornell University Purdue University D. P. Peterson G. Bolla L. Fields I. P. J. Shipsey R. S. Galik P. Onyisi Information available at the web site: http://w4.lns.cornell.edu/~dpp/tpc_test_lab_info.html
More informationTrigger Cost & Schedule
Trigger Cost & Schedule Wesley Smith, U. Wisconsin CMS Trigger Project Manager DOE/NSF Review May 9, 2001 1 Baseline L4 Trigger Costs From April '00 Review -- 5.69 M 3.96 M 1.73 M 2 Calorimeter Trig. Costs
More informationAdvanced Training Course on FPGA Design and VHDL for Hardware Simulation and Synthesis. 26 October - 20 November, 2009
2065-28 Advanced Training Course on FPGA Design and VHDL for Hardware Simulation and Synthesis 26 October - 20 November, 2009 Starting to make an FPGA Project Alexander Kluge PH ESE FE Division CERN 385,
More informationPEP-II longitudinal feedback and the low groupdelay. Dmitry Teytelman
PEP-II longitudinal feedback and the low groupdelay woofer Dmitry Teytelman 1 Outline I. PEP-II longitudinal feedback and the woofer channel II. Low group-delay woofer topology III. Why do we need a separate
More informationExperiment: FPGA Design with Verilog (Part 4)
Department of Electrical & Electronic Engineering 2 nd Year Laboratory Experiment: FPGA Design with Verilog (Part 4) 1.0 Putting everything together PART 4 Real-time Audio Signal Processing In this part
More informationFeatures of the 745T-20C: Applications of the 745T-20C: Model 745T-20C 20 Channel Digital Delay Generator
20 Channel Digital Delay Generator Features of the 745T-20C: 20 Independent delay channels - 100 ps resolution - 25 ps rms jitter - 10 second range Output pulse up to 6 V/50 Ω Independent trigger for every
More informationAn Overview of Beam Diagnostic and Control Systems for AREAL Linac
An Overview of Beam Diagnostic and Control Systems for AREAL Linac Presenter G. Amatuni Ultrafast Beams and Applications 04-07 July 2017, CANDLE, Armenia Contents: 1. Current status of existing diagnostic
More informationFirst Measurements with the ATLAS Level-1 Calorimeter Trigger PreProcessor System
First Measurements with the ATLAS Level-1 Calorimeter Trigger PreProcessor System The ATLAS Level-1 Calorimeter Trigger Collaboration R. Achenbach 1, P. Adragna 2, V. Andrei 1, B.M. Barnett 3, B. Bauss
More informationGFT Channel Digital Delay Generator
Features 20 independent delay Channels 100 ps resolution 25 ps rms jitter 10 second range Output pulse up to 6 V/50 Ω Independent trigger for every channel Fours Triggers Three are repetitive from three
More informationDT9834 Series High-Performance Multifunction USB Data Acquisition Modules
DT9834 Series High-Performance Multifunction USB Data Acquisition Modules DT9834 Series High Performance, Multifunction USB DAQ Key Features: Simultaneous subsystem operation on up to 32 analog input channels,
More informationSector Processor to Detector Dependent Unit Interface
Sector Processor to Detector Dependent Unit Interface Petersburg Nuclear Physics Institute / University of Florida Version 1.1 October 18, 2001 Introduction The Sector Processor (SP) reconstructs tracks
More informationWBS Trigger. Wesley Smith, U. Wisconsin CMS Trigger Project Manager. DOE/NSF Review April 11, 2000
WBS 3.1 - Trigger Wesley Smith, U. Wisconsin CMS Trigger Project Manager DOE/NSF Review April 11, 2000 US CMS DOE/NSF Review, April 11-13, 2000 1 Outline Overview of Calorimeter Trigger Calorimeter Trigger
More informationDesign and Implementation of Timer, GPIO, and 7-segment Peripherals
Design and Implementation of Timer, GPIO, and 7-segment Peripherals 1 Module Overview Learn about timers, GPIO and 7-segment display; Design and implement an AHB timer, a GPIO peripheral, and a 7-segment
More informationUS CMS Endcap Muon. Regional CSC Trigger System WBS 3.1.1
WBS Dictionary/Basis of Estimate Documentation US CMS Endcap Muon Regional CSC Trigger System WBS 3.1.1-1- 1. INTRODUCTION 1.1 The CMS Muon Trigger System The CMS trigger and data acquisition system is
More informationConceps and trends for Front-end chips in Astroparticle physics
Conceps and trends for Front-end chips in Astroparticle physics Eric Delagnes Fabrice Feinstein CEA/DAPNIA Saclay LPTA/IN2P3 Montpellier General interest performances Fast pulses : bandwidth > ~ 300 MHz
More informationData Converters and DSPs Getting Closer to Sensors
Data Converters and DSPs Getting Closer to Sensors As the data converters used in military applications must operate faster and at greater resolution, the digital domain is moving closer to the antenna/sensor
More information1 Digital BPM Systems for Hadron Accelerators
Digital BPM Systems for Hadron Accelerators Proton Synchrotron 26 GeV 200 m diameter 40 ES BPMs Built in 1959 Booster TT70 East hall CB Trajectory measurement: System architecture Inputs Principles of
More informationFPGA Based Data Read-Out System of the Belle 2 Pixel Detector
FPGA Based Read-Out System of the Belle 2 Pixel Detector Dmytro Levit, Igor Konorov, Daniel Greenwald, Stephan Paul Technische Universität München arxiv:1406.3864v1 [physics.ins-det] 15 Jun 2014 Abstract
More informationLocal Trigger Electronics for the CMS Drift Tubes Muon Detector
Amsterdam, 1 October 2003 Local Trigger Electronics for the CMS Drift Tubes Muon Detector Presented by R.Travaglini INFN-Bologna Italy CMS Drift Tubes Muon Detector CMS Barrel: 5 wheels Wheel : Azimuthal
More informationarxiv: v3 [astro-ph.im] 2 Nov 2011
Preprint typeset in JINST style - HYPER VERSION Data acquisition electronics and reconstruction software for real time 3D track reconstruction within the MIMAC project arxiv:1110.4348v3 [astro-ph.im] 2
More informationTIME RESOLVED XAS DATA COLLECTION WITH AN XIA DXP-4T SPECTROMETER
TIME RESOLVED XAS DATA COLLECTION WITH AN XIA DXP-4T SPECTROMETER W.K. WARBURTON, B. HUBBARD & C. ZHOU X-ray strumentation Associates 2513 Charleston Road, STE 207, Mountain View, CA 94043 USA C. BOOTH
More informationOptimization of Multi-Channel BCH Error Decoding for Common Cases. Russell Dill Master's Thesis Defense April 20, 2015
Optimization of Multi-Channel BCH Error Decoding for Common Cases Russell Dill Master's Thesis Defense April 20, 2015 Bose-Chaudhuri-Hocquenghem (BCH) BCH is an Error Correcting Code (ECC) and is used
More informationData flow architecture for high-speed optical processors
Data flow architecture for high-speed optical processors Kipp A. Bauchert and Steven A. Serati Boulder Nonlinear Systems, Inc., Boulder CO 80301 1. Abstract For optical processor applications outside of
More informationOptical clock distribution for a more efficient use of DRAMs
Optical clock distribution for a more efficient use of DRAMs D. Litaize, M.P.Y. Desmulliez*, J. Collet**, P. Foulk* Institut de Recherche en Informatique de Toulouse (IRIT), Universite Paul Sabatier, 31062
More informationLayout Decompression Chip for Maskless Lithography
Layout Decompression Chip for Maskless Lithography Borivoje Nikolić, Ben Wild, Vito Dai, Yashesh Shroff, Benjamin Warlick, Avideh Zakhor, William G. Oldham Department of Electrical Engineering and Computer
More informationHigh Speed Data Acquisition Cards
High Speed Data Acquisition Cards TPCE TPCE-LE TPCE-I TPCX 2016 Elsys AG www.elsys-instruments.com 1 Product Overview Elsys Data Acquisition Cards are high speed high precision digitizer modules. Based
More informationIT T35 Digital system desigm y - ii /s - iii
UNIT - III Sequential Logic I Sequential circuits: latches flip flops analysis of clocked sequential circuits state reduction and assignments Registers and Counters: Registers shift registers ripple counters
More informationSupercam Spectrometer Synchronization at the SMT 7 February 2007 Craig Kulesa
Supercam Spectrometer Synchronization at the SMT 7 February 2007 Craig Kulesa Summary of basic needs: 1. External (hardware) synchronization: We will need to monitor or set numerous TTLlevel digital signals
More informationNew Spill Structure Analysis Tools for the VME Based Data Acquisition System ABLASS at GSI
New Spill Structure Analysis Tools for the VME Based Data Acquisition System ABLASS at GSI T. Hoffmann, P. Forck, D. A. Liakin * Gesellschaft f. Schwerionenforschung, Planckstr. 1, D-64291 Darmstadt *
More informationCMS Note Mailing address: CMS CERN, CH-1211 GENEVA 23, Switzerland
Available on CMS information server CMS NOTE 2007/000 The Compact Muon Solenoid Experiment CMS Note Mailing address: CMS CERN, CH-1211 GENEVA 23, Switzerland DRAFT 23 Oct. 2007 The CMS Drift Tube Trigger
More informationGERDA GeDDAQ. Status, operation, integration. INFN Padova INFN & University Milano. Calin A. Ur
GERDA GeDDAQ Status, operation, integration INFN Padova INFN & University Milano Calin A. Ur The GeDDAQ System Channels FADC bits FADC rate (MHz) Internal trigger Trace length (samples) Control & i/f Data
More informationEvaluation of Giga-bit Ethernet Instrumentation for SalSA Electronics Readout (GEISER)
Evaluation of Giga-bit Ethernet Instrumentation for SalSA Electronics Readout (GEISER) Gary S. Varner, Laine Murakami, David Ridley, Chaopin Zhu and Peter Gorham Contact: varner@phys.hawaii.edu Instrumentation
More informationDT9837 Series. High Performance, USB Powered Modules for Sound & Vibration Analysis. Key Features:
DT9837 Series High Performance, Powered Modules for Sound & Vibration Analysis The DT9837 Series high accuracy dynamic signal acquisition modules are ideal for portable noise, vibration, and acoustic measurements.
More informationThe CMS Drift Tube Trigger Track Finder
Preprint typeset in JINST style - HYPER VERSION The CMS Drift Tube Trigger Track Finder J. Erö, Ch. Deldicque, M. Galánthay, H. Bergauer, M. Jeitler, K. Kastner, B. Neuherz, I. Mikulec, M. Padrta, H. Rohringer,
More informationTORCH a large-area detector for high resolution time-of-flight
TORCH a large-area detector for high resolution time-of-flight Roger Forty (CERN) on behalf of the TORCH collaboration 1. TORCH concept 2. Application in LHCb 3. R&D project 4. Test-beam studies TIPP 2017,
More informationMajor Differences Between the DT9847 Series Modules
DT9847 Series Dynamic Signal Analyzer for USB With Low THD and Wide Dynamic Range The DT9847 Series are high-accuracy, dynamic signal acquisition modules designed for sound and vibration applications.
More informationGlobal Trigger Trigger meeting 27.Sept 00 A.Taurok
Global Trigger Trigger meeting 27.Sept 00 A.Taurok Global Trigger Crate GT crate VME 9U Backplane 4 MUONS parallel CLOCK, BC_Reset... READOUT _links PSB 12 PSB 12 24 4 6 GT MU 6 GT MU PSB 12 PSB 12 PSB
More informationOVERVIEW OF DATA FILTERING/ACQUISITION FOR A 47r DETECTOR AT THE SSC. 1. Introduction
SLAC - PUB - 3873 January 1986 (E/I) OVERVIEW OF DATA FILTERING/ACQUISITION FOR A 47r DETECTOR AT THE SSC Summary Report of the Data Filtering/Acquisition Working Group Subgroup A: Requirements and Solutions
More informationAMD-53-C TWIN MODULATOR / MULTIPLEXER AMD-53-C DVB-C MODULATOR / MULTIPLEXER INSTRUCTION MANUAL
AMD-53-C DVB-C MODULATOR / MULTIPLEXER INSTRUCTION MANUAL HEADEND SYSTEM H.264 TRANSCODING_DVB-S2/CABLE/_TROPHY HEADEND is the most convient and versatile for digital multichannel satellite&cable solution.
More informationGREAT 32 channel peak sensing ADC module: User Manual
GREAT 32 channel peak sensing ADC module: User Manual Specification: 32 independent timestamped peak sensing, ADC channels. Input range 0 to +8V. Sliding scale correction. Peaking time greater than 1uS.
More informationTest Beam Wrap-Up. Darin Acosta
Test Beam Wrap-Up Darin Acosta Agenda Darin/UF: General recap of runs taken, tests performed, Track-Finder issues Martin/UCLA: Summary of RAT and RPC tests, and experience with TMB2004 Stan(or Jason or
More informationEvaluation of an Optical Data Transfer System for the LHCb RICH Detectors.
Evaluation of an Optical Data Transfer System for the LHCb RICH Detectors. N.Smale, M.Adinolfi, J.Bibby, G.Damerell, C.Newby, L.Somerville, N.Harnew, S.Topp-Jorgensen; University of Oxford, UK V.Gibson,
More informationA prototype of fine granularity lead-scintillating fiber calorimeter with imaging read-out
A prototype of fine granularity lead-scintillating fiber calorimeter with imaging read-out P.Branchini, F.Ceradini, B.Di Micco, A. Passeri INFN Roma Tre and Dipartimento di Fisica Università Roma Tre and
More informationArbitrary Waveform Generator
1 Arbitrary Waveform Generator Client: Agilent Technologies Client Representatives: Art Lizotte, John Michael O Brien Team: Matt Buland, Luke Dunekacke, Drew Koelling 2 Client Description: Agilent Technologies
More informationEECS150 - Digital Design Lecture 10 - Interfacing. Recap and Topics
EECS150 - Digital Design Lecture 10 - Interfacing Oct. 1, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy of Prof. John Wawrzynek)
More informationElectronics Status and Upgrade Opportunities for Flash ADC and 12GeV Trigger Hardware
Electronics Status and Upgrade Opportunities for Flash ADC and 12GeV Trigger Hardware R. Chris Cuevas Group Leader Fast Electronics NPS Collaboration Meeting Jefferson Lab 14-November-2013 Page 1 OUTLINE
More informationMTL Software. Overview
MTL Software Overview MTL Windows Control software requires a 2350 controller and together - offer a highly integrated solution to the needs of mechanical tensile, compression and fatigue testing. MTL
More informationTABLE 3. MIB COUNTER INPUT Register (Write Only) TABLE 4. MIB STATUS Register (Read Only)
TABLE 3. MIB COUNTER INPUT Register (Write Only) at relative address: 1,000,404 (Hex) Bits Name Description 0-15 IRC[15..0] Alternative for MultiKron Resource Counters external input if no actual external
More informationThe ALICE TPC Front End Electronics
The ALICE TPC Front End Electronics L. Musa*, J. Baechler a, N. Bialas b, R. Bramm a,b, R. Campagnolo a, C. Engster a, F. Formenti a, U. Bonnes c, R. Esteve Bosch a, U. Frankenfeld d, P. Glassel e, C.
More informationISSCC 2006 / SESSION 18 / CLOCK AND DATA RECOVERY / 18.6
18.6 Data Recovery and Retiming for the Fully Buffered DIMM 4.8Gb/s Serial Links Hamid Partovi 1, Wolfgang Walthes 2, Luca Ravezzi 1, Paul Lindt 2, Sivaraman Chokkalingam 1, Karthik Gopalakrishnan 1, Andreas
More informationSpatial Light Modulators XY Series
Spatial Light Modulators XY Series Phase and Amplitude 512x512 and 256x256 A spatial light modulator (SLM) is an electrically programmable device that modulates light according to a fixed spatial (pixel)
More informationEAN-Performance and Latency
EAN-Performance and Latency PN: EAN-Performance-and-Latency 6/4/2018 SightLine Applications, Inc. Contact: Web: sightlineapplications.com Sales: sales@sightlineapplications.com Support: support@sightlineapplications.com
More informationDistributed Cluster Processing to Evaluate Interlaced Run-Length Compression Schemes
Distributed Cluster Processing to Evaluate Interlaced Run-Length Compression Schemes Ankit Arora Sachin Bagga Rajbir Singh Cheema M.Tech (IT) M.Tech (CSE) M.Tech (CSE) Guru Nanak Dev University Asr. Thapar
More informationDevelopment of BPM Electronics at the JLAB FEL
Development of BPM Electronics at the JLAB FEL D. Sexton, P. Evtushenko, K. Jordan, J. Yan, S. Dutton, W. Moore, R. Evans, J. Coleman Thomas Jefferson National Accelerator Facility, Free Electron Laser
More informationImproving EPICS IOC Application (EPICS user experience)
Improving EPICS IOC Application (EPICS user experience) Shantha Condamoor Instrumentation and Controls Division 1 to overcome some Software Design limitations A specific use case will be taken as an example
More informationMilestone Solution Partner IT Infrastructure Components Certification Report
Milestone Solution Partner IT Infrastructure Components Certification Report Infortrend Technologies 5000 Series NVR 12-15-2015 Table of Contents Executive Summary:... 4 Introduction... 4 Certified Products...
More informationDXP-xMAP General List-Mode Specification
DXP-xMAP General List-Mode Specification The xmap processor can support a wide range of timing or mapping operations, including mapping with full MCA spectra, multiple SCA regions, and finally a variety
More informationThe hybrid photon detectors for the LHCb-RICH counters
7 th International Conference on Advanced Technology and Particle Physics The hybrid photon detectors for the LHCb-RICH counters Maria Girone, CERN and Imperial College on behalf of the LHCb-RICH group
More informationPaul Rubinov Fermilab Front End Electronics. May 2006 Perugia, Italy
Minerva Electronics and the Trip-T Paul Rubinov Fermilab Front End Electronics May 2006 Perugia, Italy 1 Outline Minerva Electronics and the TriP-t Minerva TriP-t The concept for Minerva Overview and status
More informationNational Park Service Photo. Utah 400 Series 1. Digital Routing Switcher.
National Park Service Photo Utah 400 Series 1 Digital Routing Switcher Utah Scientific has been involved in the design and manufacture of routing switchers for audio and video signals for over thirty years.
More informationTHE TIMING COUNTER OF THE MEG EXPERIMENT: DESIGN AND COMMISSIONING (OR HOW TO BUILD YOUR OWN HIGH TIMING RESOLUTION DETECTOR )
THE TIMING COUNTER OF THE MEG EXPERIMENT: DESIGN AND COMMISSIONING (OR HOW TO BUILD YOUR OWN HIGH TIMING RESOLUTION DETECTOR ) S. DUSSONI FRONTIER DETECTOR FOR FRONTIER PHYSICS - LA BIODOLA 2009 Fastest
More informationThe ATLAS Level-1 Central Trigger
he AAS evel-1 entral rigger RSpiwoks a, SAsk b, DBerge a, Daracinha a,c, NEllis a, PFarthouat a, PGallno a, SHaas a, PKlofver a, AKrasznahorkay a,d, AMessina a, Ohm a, Pauly a, MPerantoni e, HPessoa ima
More informationStatus of the CSC Track-Finder
Status of the CSC Track-Finder D. Acosta, S.M. Wang University of Florida A.Atamanchook, V.Golovstov, B.Razmyslovich PNPI CSC Muon Trigger Scheme Strip FE cards Strip LCT card CSC Track-Finder LCT Motherboard
More informationThe LHCb Timing and Fast Control system
The LCb Timing and Fast system. Jacobsson, B. Jost CEN, 1211 Geneva 23, Switzerland ichard.jacobsson@cern.ch, Beat.Jost@cern.ch A. Chlopik, Z. Guzik Soltan Institute for Nuclear Studies, Swierk-twock,
More informationA Terabyte Linear Tape Recorder
A Terabyte Linear Tape Recorder John C. Webber Interferometrics Inc. 8150 Leesburg Pike Vienna, VA 22182 +1-703-790-8500 webber@interf.com A plan has been formulated and selected for a NASA Phase II SBIR
More informationGFT Channel Slave Generator
GFT1018 8 Channel Slave Generator Features 8 independent delay channels 1 ps time resolution < 100 ps rms jitter for optical triggered delays 1 second range Electrical or optical output Three trigger modes
More informationA pixel chip for tracking in ALICE and particle identification in LHCb
A pixel chip for tracking in ALICE and particle identification in LHCb K.Wyllie 1), M.Burns 1), M.Campbell 1), E.Cantatore 1), V.Cencelli 2) R.Dinapoli 3), F.Formenti 1), T.Grassi 1), E.Heijne 1), P.Jarron
More informationEE241 - Spring 2005 Advanced Digital Integrated Circuits
EE241 - Spring 2005 Advanced Digital Integrated Circuits Lecture 21: Asynchronous Design Synchronization Clock Distribution Self-Timed Pipelined Datapath Req Ack HS Req Ack HS Req Ack HS Req Ack Start
More informationThe Pixel Trigger System for the ALICE experiment
CERN, European Organization for Nuclear Research E-mail: gianluca.aglieri.rinella@cern.ch The ALICE Silicon Pixel Detector (SPD) data stream includes 1200 digital signals (Fast-OR) promptly asserted on
More informationModel 4455 ASI Serial Digital Protection Switch Data Pack
Model 4455 ASI Serial Digital Protection Switch Data Pack Revision 1.5 SW v2.2.11 This data pack provides detailed installation, configuration and operation information for the 4455 ASI Serial Digital
More informationBeam test of the QMB6 calibration board and HBU0 prototype
Beam test of the QMB6 calibration board and HBU0 prototype J. Cvach 1, J. Kvasnička 1,2, I. Polák 1, J. Zálešák 1 May 23, 2011 Abstract We report about the performance of the HBU0 board and the optical
More information