Chapter 4 (Part I) The Processor. Baback Izadi Division of Engineering Programs
|
|
- Jacob Horn
- 6 years ago
- Views:
Transcription
1 EGC442 Introdction to Compter Architectre Chapter 4 (Part I) The Processor Baback Izadi Division of Engineering Programs bai@engr.newpaltz.ed Introdction CPU performance factors Instrction cont Determined by ISA and compiler CPI and Cycle time Determined by CPU hardware We will eamine two IPS implementations A simplified version A more realistic pipelined version Simple sbset, shows most aspects emory reference: lw, sw Arithmetic/logical: add, sb, and, or, slt Control transfer: beq, j 4. Introdction 2 Division of Engineering Programs,
2 EGC442 Introdction to Compter Architectre Abstract / Simplified View Register # PC Address Instrction Registers Register # Instrction Register # Address Two types of fnctional nits: Elements that operate on vales (combinational) Elements that contain state (seqential) Registers and 3 EGC432 SUNY 3 New Paltz Instrction Eection PC instrction, fetch instrction Register nmbers register file, read registers Depending on instrction class Use to calclate Register # Address Registers Arithmetic reslt Register # Instrction emory address for load/store Register # Branch target address Access for load/store PC target address or PC + 4 PC Instrction Address 4 Division of Engineering Programs, 2
3 EGC442 Introdction to Compter Architectre ore Detailed CPU Overview ltipleers Can t jst join wires together Use mltipleers Division of Engineering Programs, 3
4 EGC442 Introdction to Compter Architectre Control Logic Design Basics Information encoded in binary Low voltage =, High voltage = One wire per bit lti-bit encoded on mlti-wire bses Combinational element Operate on Otpt is a fnction of inpt State (seqential) elements Store information 8 Division of Engineering Programs, 4
5 EGC442 Introdction to Compter Architectre Combinational Elements AND-gate Y = A & B Adder Y = A + B A B + Y A B I I S Y ltipleer Y = S? I : I Y Arithmetic/Logic Unit Y = F(A, B) 9 A B F Y Seqential Elements Register: stores in a circit Uses a clock signal to determine when to pdate the stored vale Edge-triggered: pdate when Clk changes from to D Clk Q Clk D Q Division of Engineering Programs, 5
6 EGC442 Introdction to Compter Architectre Seqential Elements Register with write control Only pdates on clock edge when write control inpt is Used when stored vale is reqired later Clk D Clk Q D Q Clocking ethodology Combinational logic transforms dring clock cycles Between clock edges Inpt from state elements, otpt to state element Longest delay determines clock period 2 Division of Engineering Programs, 6
7 EGC442 Introdction to Compter Architectre Bilding a path path Elements that process and addresses in the CPU Registers, s, m s, memories, We will bild a IPS path incrementally Refining the overview design 4.3 Bilding a path 3 Abstraction ake sre yo nderstand the abstractions! Sometimes it is easy to think yo do, when yo don t Select A 32 B 32 Select 32 C A3 B3 A3 B3. C3 C3. A B C 4 Division of Engineering Programs, 7
8 EGC442 Introdction to Compter Architectre Register File operation sing D flip-flops and UX s register nmber Register register nmber register nmber 2 register Register file 2 register nmber2 Register... Register n 2 Register n 2 What is the fnction of above? 5 Register File and register nmber register nmber register nmber 2 register Register Register file 2 Register n-to- decoder n n C Register D C Register D register nmber 2 Register Register n Register n C Register n D 2 C Register n D How many registers can we read and write at the same time? Does this spport IPS instrctions reqirements? 6 Division of Engineering Programs, 8
9 EGC442 Introdction to Compter Architectre Bilding the path Inclde the fnctional nits we need for each instrction Instrction address em Instrction Instrction PC Add Sm Address 6 Sign 32 etend Register nmbers a. Instrction b. Program conter 5 3 register 5 5 register 2 Registers register 2 Reg c. Adder control Zero reslt a. Registers b. em a. nit Control: AND OR add sbtract set-on-less-than Use mltipleors to stitch them together b. Sign-etension nit 7 Instrction Fetch 32-bit register Increment by 4 for net instrction Division of Engineering Programs, 9
10 EGC442 Introdction to Compter Architectre R-Format Instrctions two register operands Perform arithmetic/logical operation register reslt Register nmbers 5 3 register 5 5 register 2 Registers register 2 control Zero reslt Reg a. Registers b. 9 R-Format Instrctions two register operands Perform arithmetic/logical operation register reslt Instrction re gister re gister 2 Registers re gister 2 Reg 3 control Zero reslt 2 Division of Engineering Programs,
11 EGC442 Introdction to Compter Architectre Load/Store Instrctions lw $t, offset_vale($t2) or sw $t, offset_vale ($t2) register operands Calclate address sing 6-bit offset Use, bt sign-etend offset Load: and pdate register Store: register vale to 2 path for lw and sw Instrctions lw $t, offset_vale($t2) or Compte address Sign etend 6 bit to 32 bit sw $t, offset_vale ($t2) Instrction register register 2 register Reg Registers da ta Sign etend 3 operation em Zero Rea reslt Address da ta em 22 Division of Engineering Programs,
12 EGC442 Introdction to Compter Architectre Branch Instrctions PC + 4 Net instrction address beq $t, $t2, offset register operands Compare operands Instrction Use to compare registers, Registers register register 2 register Reg 6 32 Add reslt Sign etend Use to affect Z flag If not eqal, net PC <= PC +4 (Already calclated by instrction fetch) If eqal, Calclate target address Sign-etend displacement Shift left 2 places (word displacement) Add to PC Shift left 2 3 operation Zero Branch control Branch Instrctions Jst re-rotes wires Sign-bit wire replicated Division of Engineering Programs, 2
13 EGC442 Introdction to Compter Architectre Composing the Elements First-ct path does an instrction in one clock cycle Each path element can only do one fnction at a time Hence, we need separate instrction and memories Use mltipleers where alternate sorces are sed for different instrctions 25 R-Type/Load/Store path Division of Engineering Programs, 3
14 EGC442 Introdction to Compter Architectre Fll path Three Instrction Classes R-Type Instrction op rs rt rd shamt fnct rd: destination Load and Store Instrctions op rs rt 6 bit offset rt: destination Branch Instrction op rs rt 6 bit offset rt: destination 28 Division of Engineering Programs, 4
15 EGC442 Introdction to Compter Architectre Completed Path PCSrc 4 Add Shift left 2 Add reslt Reg PC address Instrction Instrction [3 ] Instrction [25 2] Instrction [2 6] Instrction [5 ] Instrction [5 ] RegDst register register 2 Registers 2 register 6 32 Sign etend Src Zero reslt Control Address em em emtoreg 29 The ain Control Unit Control signals derived from instrction R-type Load/ Store Branch rs rt rd shamt fnct 3:26 25:2 2:6 5: :6 5: 35 or 43 rs rt address 3:26 25:2 2:6 5: 4 rs rt address 3:26 25:2 2:6 5: opcode always read read, ecept for load write for R-type and load sign-etend and add 3 Division of Engineering Programs, 5
16 EGC442 Introdction to Compter Architectre path With Control R-Type Instrction Division of Engineering Programs, 6
17 EGC442 Introdction to Compter Architectre Load Instrction Branch-on-Eqal Instrction Division of Engineering Programs, 7
18 EGC442 Introdction to Compter Architectre Control Using the op-code from the instrction, the control isses signals to: Selecting the operations to perform (, read/write, etc.) Controlling the flow of (mltipleer inpts) 's operation based on instrction type and fnction code Eample: what shold the do with the instrction add $8, $7, $8 op rs rt rd shamt fnct 35 Control Eample: what shold the do with the instrction lw $, ($2) 35 2 op rs rt 6 bit offset Why is the code for sbtract is and not? 36 Division of Engineering Programs, 8
19 EGC442 Introdction to Compter Architectre Control st describe hardware to compte 3-bit control inpt Given instrction type = lw, sw Op = beq, compted from instrction type = arithmetic Fnction code for arithmetic Op Fnct field Operation Op Op F5 F4 F3 F2 F F X X X X X X add X X X X X X sb (X) X X add (X) X X sb (X) X X and (X) X X or (X) X X slt Control: AND OR add sbtract set-on-less-than 37 Control Inpts Otpts Op Fnct field Operation Op Op F5 F4 F3 F2 F F 2 X X X X X X add X X X X X X sb X X add X X sb X X and X X or X X slt li-level decoding can redce size of control nit and increase its speed. Op control block Op Op F3 F2 Operation2 Operation Operation F(5 ) F Operation F 38 Division of Engineering Programs, 9
20 EGC442 Introdction to Compter Architectre A Simple Control PCSrc Add reslt Add Shift left 2 4 Reg PC address Instrction [3 ] Instrction Instrction [25 2] Instrction [2 6] Instrction [5 ] RegDst register register 2 Registers 2 register Src Zero reslt em Address emtoreg Instrction [5 ] 6 32 Sign etend em control Instrction [5 ] op 39 Control Add reslt 4 Add RegDst Branch Shift left 2 em Instrction [3 26] emtoreg Control Op em Src Reg PC address Instrction [3 ] Instrction Instrction [25 2] Instrction [2 6] Instrction [5 ] register register 2 Registers register 2 Zero reslt Address Instrction [5 ] 6 32 Sign etend control Instrction [5 ] emto- Reg em em Instrction Opcode RegDst Src Reg Branch OpOp R-format lw sw X X beq X X 4 Division of Engineering Programs, 2
21 EGC442 Introdction to Compter Architectre Single Cycle Control Simple combinational logic Op control block Op Op Inpts Op5 Op4 Op3 Op2 Op Op F3 Operation2 Operation Otpts F2 Operation R-format Iw sw beq F(5 ) RegDst F Operation Src F emtoreg Reg em em Branch Op OpO 4 Or Simple Control Strctre All of the logic is combinational We wait for everything to settle down, and the right thing to be done might not prodce right answer right away we se write signals along with clock to determine when to write Cycle time determined by length of the longest path Content of PC Combinational logic Content of PC Clock 42 Division of Engineering Programs, 2
22 EGC442 Introdction to Compter Architectre Single Cycle Implementation Calclate cycle time assming negligible delays ecept: (2ps), and adders (2ps), register file access (ps) PCSrc Add 4 Reg Shift left 2 Add reslt PC address Instrction [3 ] Instrction Instrction [25 2] Instrction [2 6] Instrction [5 ] RegDst Instrction[5 ] register register 2 register 2 Registers 6 Sign 32 etend Src control Zero reslt em Address em emtoreg Instrction [5 ] Op 43 Single Cycle Implementation Calclate cycle time assming negligible delays ecept: (2ns), and adders (2ns), register file access (ns) PCSrc 4 Add Reg Shift left 2 Add res lt PC address In s tr ction [3 ] Instrction In strctio n [25 2 ] In strctio n [2 6] In strctio n [5 ] RegDst In strctio n [5 ] register register 2 register d ata d ata 2 Registers 6 Sign 32 etend Src control Zero reslt em Address em emtoreg Instr ction [5 ] Op Instrction Instr. emory Register Op. emory Reg. Total R-format 2ps ps 2ps ps 6ps lw 2ps ps 2ps 2ps ps 8ps sw 2ps ps 2ps 2ps 7ps beq 2ps ps 2ps 5ps 44 Division of Engineering Programs, 22
23 EGC442 Introdction to Compter Architectre Implementing Jmps Jmp 2 address 3:26 25: Jmp ses word address Update PC with concatenation of Top 4 bits of old PC 26-bit jmp address Need an etra control signal decoded from opcode 45 path With Jmps Added Division of Engineering Programs, 23
24 EGC442 Introdction to Compter Architectre Performance Isses Longest delay determines clock period Critical path: load instrction Instrction register file register file Not feasible to vary period for different instrctions Violates design principle aking the common case fast We will improve performance by pipelining 47 Division of Engineering Programs, 24
Review: What is it? What does it do? slti $4, $5, 6
Review: What is it? What does it do? Reg Src Instrction Instrction [3-] I [25-2] I [2-6] I [5 - ] 2 Src Op Reslt em em emtoreg I [5 - ] etend slti $, $5, 6 Reg Src Instrction Instrction [3-] I [25-2] I
More informationPipelining. Improve performance by increasing instruction throughput Program execution order. Data access. Instruction. fetch. Data access.
Chapter 6 Pipelining Improve performance by increasing instrction throghpt Program eection order Time (in instrctions) lw $, ($) Instrction fetch 2 4 6 8 2 4 6 8 ALU Data access lw $2, 2($) 8 ns Instrction
More informationEECS150 - Digital Design Lecture 9 - CPU Microarchitecture. CMOS Devices
EECS150 - Digital Design Lecture 9 - CPU Microarchitecture Feb 17, 2009 John Wawrzynek Spring 2009 EECS150 - Lec9-cpu Page 1 CMOS Devices Review: Transistor switch-level models The gate acts like a capacitor.
More informationContents Slide Set 6. Introduction to Chapter 7 of the textbook. Outline of Slide Set 6. An outline of the first part of Chapter 7
CM 69 W4 Section Slide Set 6 slide 2/9 Contents Slide Set 6 for CM 69 Winter 24 Lecture Section Steve Norman, PhD, PEng Electrical & Computer Engineering Schulich School of Engineering University of Calgary
More informationSlide Set 6. for ENCM 369 Winter 2018 Section 01. Steve Norman, PhD, PEng
Slide Set 6 for ENCM 369 Winter 2018 Section 01 Steve Norman, PhD, PEng Electrical & Computer Engineering Schulich School of Engineering University of Calgary February 2018 ENCM 369 Winter 2018 Section
More informationCpE 442. Designing a Pipeline Processor (lect. II)
CpE 442 Designing a Pipeline Pocesso (lect. II) CPE 442 hazads.1 Otline of Today s Lecte Recap and Intodction (5 mintes) Intodction to Hazads (15 mintes) Fowading (25 mintes) 1 cycle Load Delay (5 mintes)
More informationComputer and Digital System Architecture
Compter and Digital Sytem Architectre EE/CpE-517-A Brce McNair mcnair@teven.ed Steven Intitte of Technology - All right reerved 4-1/65 Week 4 ARM organization and implementation Frer Ch. 4 Steven Intitte
More informationPipeline design. Mehran Rezaei
Pipeline design Mehran Rezaei Shift Left 2 pc Opcode ExtOp Cont Unit RegDst Addr Addr2 Addr npcsle Reg ALUSrc Mem 2 OVF Branch ALUCtr MemtoReg Mem Funct Extension ALUOp ALU Cont Shift Left 2 ID EXE MEM
More informationPerformance Evolution of 16 Bit Processor in FPGA using State Encoding Techniques
Performance Evolution of 16 Bit Processor in FPGA using State Encoding Techniques Madhavi Anupoju 1, M. Sunil Prakash 2 1 M.Tech (VLSI) Student, Department of Electronics & Communication Engineering, MVGR
More informationCS 152 Midterm 2 May 2, 2002 Bob Brodersen
CS 152 Midterm 2 May 2, 2002 Bob Brodersen Name Solutions Show your work if you want partial credit! Try all the problems, don t get stuck on one of them. Each one is worth 10 points. 1) 2) 3) 4) 5) 6)
More informationCS/ECE 250: Computer Architecture. Basics of Logic Design: ALU, Storage, Tristate. Benjamin Lee
CS/ECE 25: Computer Architecture Basics of Logic esign: ALU, Storage, Tristate Benjamin Lee Slides based on those from Alvin Lebeck, aniel, Andrew Hilton, Amir Roth, Gershon Kedem Homework #3 ue Mar 7,
More informationModeling Digital Systems with Verilog
Modeling Digital Systems with Verilog Prof. Chien-Nan Liu TEL: 03-4227151 ext:34534 Email: jimmy@ee.ncu.edu.tw 6-1 Composition of Digital Systems Most digital systems can be partitioned into two types
More informationCPE300: Digital System Architecture and Design
CPE300: Digital System Architecture and Design Fall 2011 MW 17:30-18:45 CBC C316 1-Bus Architecture and Datapath 10262011 http://www.egr.unlv.edu/~b1morris/cpe300/ 2 Outline 1-Bus Microarchitecture and
More informationASIC = Application specific integrated circuit
ASIC = Application specific integrated circuit CS 2630 Computer Organization Meeting 19: Building a MIPS processor Brandon Myers University of Iowa The goal: implement most of MIPS So far Implementing
More informationA Parallel Multilevel-Huffman Decompression Scheme for IP Cores with Multiple Scan Chains
A Parallel Mltilevel-Hffman Decompression Scheme for IP Cores with Mltiple Scan Chains X Kavosianos, E Kalligeros 2 and D Nikolos 2 Compter Science Dept, University of Ioannina, 45 Ioannina, Greece 2 Compter
More informationDigital Design and Computer Architecture
Digital Design and Computer Architecture Lab 0: Multicycle Processor (Part ) Introduction In this lab and the next, you will design and build your own multicycle MIPS processor. You will be much more on
More informationUC Berkeley CS61C : Machine Structures
inst.eecs.berkeley.edu/~cs61c UC Berkeley CS61C : Machine Structures Lecture 21 State Elements : Circuits that Remember 2007-03-07 Mocha sipping TA Valerie Ishida inst.eecs.berkeley.edu/~cs61c-td 161 Exabytes
More informationCS3350B Computer Architecture Winter 2015
CS3350B Computer Architecture Winter 2015 Lecture 5.2: State Circuits: Circuits that Remember Marc Moreno Maza www.csd.uwo.ca/courses/cs3350b [Adapted from lectures on Computer Organization and Design,
More informationECE 250 / CPS 250 Computer Architecture. Basics of Logic Design ALU and Storage Elements
ECE 25 / CPS 25 Computer Architecture Basics of Logic esign ALU and Storage Elements Benjamin Lee Slides based on those from Andrew Hilton (uke), Alvy Lebeck (uke) Benjamin Lee (uke), and Amir Roth (Penn)
More information6.3 Sequential Circuits (plus a few Combinational)
6.3 Sequential Circuits (plus a few Combinational) Logic Gates: Fundamental Building Blocks Introduction to Computer Science Robert Sedgewick and Kevin Wayne Copyright 2005 http://www.cs.princeton.edu/introcs
More informationIntroduction to Computer Engineering. CS/ECE 252, Spring 2017 Rahul Nayar Computer Sciences Department University of Wisconsin Madison
Introduction to Computer Engineering CS/ECE 252, Spring 2017 Rahul Nayar Computer Sciences Department University of Wisconsin Madison Revision Decoder A decoder is a circuit that changes a code into a
More informationMultiplexor (aka MUX) An example, yet VERY useful circuit!
Multiplexor (aka MUX) An example, yet VERY useful circuit! A B 0 1 Y S A B Y 0 0 x 0 0 1 x 1 1 x 0 0 1 x 1 1 S=1 S=0 Y = (S)? B:A; Y=S A+SB when S = 0: output A 1: output B 56 A 32-bit MUX Use 32 1-bit
More informationCS 110 Computer Architecture. Finite State Machines, Functional Units. Instructor: Sören Schwertfeger.
CS 110 Computer Architecture Finite State Machines, Functional Units Instructor: Sören Schwertfeger http://shtech.org/courses/ca/ School of Information Science and Technology SIST ShanghaiTech University
More informationAnalog Signal Input. ! Note: B.1 Analog Connections. Programming for Analog Channels
B Analog Signal Inpt B.1 Analog Connections Refer to the diagram (page B-10) showing the VAN analog boards for connection of analog inpts. Be sre yo follow the indicated positive and negative polarity
More informationCS61C : Machine Structures
inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture 24 State Circuits : Circuits that Remember Senior Lecturer SOE Dan Garcia www.cs.berkeley.edu/~ddgarcia Bio NAND gate Researchers at Imperial
More information1. Basic safety information 4 2. Proper use 4
307041 01 EN Digital twilight switch LUNA 120 top2 1200100/ 1200200 1. Basic safety information 4 2. Proper se 4 Disposal 4 3. Installation and connection 5 Monting the time switch 5 Connecting the cable
More informationMontgomery Modular Exponentiation on Reconfigurable Hardware æ
Montgomery Modlar Exponentiation on Reconfigrable Hardware æ Thomas Blm Worcester Polytechnic Institte ECE Department Worcester, MA 0609-2280, USA tblm@ece.wpi.ed Christof Paar christof@ece.wpi.ed Abstract
More informationFundamentals of Computer Systems
Fundamentals of Computer Systems A Pipelined MIPS Processor Stephen A. Edwards Columbia University Summer 25 Technical Illustrations Copyright c 27 Elsevier Sequential Laundry Time Alice Bob Cindy Pipelined
More informationAdvanced Devices. Registers Counters Multiplexers Decoders Adders. CSC258 Lecture Slides Steve Engels, 2006 Slide 1 of 20
Advanced Devices Using a combination of gates and flip-flops, we can construct more sophisticated logical devices. These devices, while more complex, are still considered fundamental to basic logic design.
More informationRegisters. Unit 12 Registers and Counters. Registers (D Flip-Flop based) Register Transfers (example not out of text) Accumulator Registers
Unit 2 Registers and Counters Fundamentals of Logic esign EE2369 Prof. Eric Maconald Fall Semester 23 Registers Groups of flip-flops Can contain data format can be unsigned, 2 s complement and other more
More information06 1 MIPS Implementation Pipelined DLX and MIPS Implementations: Hardware, notation, hazards.
06 1 MIPS Implementation 06 1 Material from Chapter 3 of H&P (for DLX). Material from Chapter 6 of P&H (for MIPS). line: (In this set.) Unpipelined DLX Implementation. (Diagram only.) Pipelined DLX and
More information1. Basic safety information. 2. Proper use. 3. Installation and connection. Time switch installation. Disposal. click. Time switch.
307029 Time switch installation EN Time switch SELEKTA 175 top2 1750100 1. Basic safety information!! WARNING Danger of death from electric shock or fire! ¾Installation shold only be carried ot by a qalified
More informationLogic Devices for Interfacing, The 8085 MPU Lecture 4
Logic Devices for Interfacing, The 8085 MPU Lecture 4 1 Logic Devices for Interfacing Tri-State devices Buffer Bidirectional Buffer Decoder Encoder D Flip Flop :Latch and Clocked 2 Tri-state Logic Outputs
More informationInstruction Level Parallelism
Instruction Level Parallelism Pipelining, Hazards Appendix C, HPe Outline Pipelining, Hazards Branch prediction Static and Dynamic Scheduling Speculation Compiler techniques, VLIW Limits of ILP. Pipelining
More informationCSE Latches and Flip-flops Dr. Izadi. NOR gate property: A B Z Cross coupled NOR gates: S M S R Q M
CSE-4523 Latches and Flip-flops Dr. Izadi NOR gate property: A B Z A B Z Cross coupled NOR gates: S M S R M R S M R S R S R M S S M R R S ' Gate R Gate S R S G R S R (t+) S G R Flip_flops:. S-R flip-flop
More informationCS61C : Machine Structures
inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture #21 State Elements: Circuits that Remember 2008-3-14 Scott Beamer, Guest Lecturer www.piday.org 3.14159265358979323 8462643383279502884
More informationCounters
Counters A counter is the most versatile and useful subsystems in the digital system. A counter driven by a clock can be used to count the number of clock cycles. Since clock pulses occur at known intervals,
More informationChapter 3 Unit Combinational
EE 200: Digital Logic Circuit Design Dr Radwan E Abdel-Aal, COE Logic and Computer Design Fundamentals Chapter 3 Unit Combinational 5 Registers Logic and Design Counters Part Implementation Technology
More informationGo BEARS~ What are Machine Structures? Lecture #15 Intro to Synchronous Digital Systems, State Elements I C
CS6C L5 Intro to SDS, State Elements I () inst.eecs.berkeley.edu/~cs6c CS6C : Machine Structures Lecture #5 Intro to Synchronous Digital Systems, State Elements I 28-7-6 Go BEARS~ Albert Chae, Instructor
More informationIT T35 Digital system desigm y - ii /s - iii
UNIT - III Sequential Logic I Sequential circuits: latches flip flops analysis of clocked sequential circuits state reduction and assignments Registers and Counters: Registers shift registers ripple counters
More informationMINIMED 640G SYSTEM^ Getting Started. WITH THE MiniMed 640G INSULIN PUMP
MINIMED 640G SYSTEM^ Getting Started WITH THE MiniMed 640G INSULIN PUMP let s get started! Table of Contents Section 1: Getting Started... 3 Getting Started with the MiniMed 640G Inslin Pmp...3 1.1 Pmp
More informationLab #10 Hexadecimal-to-Seven-Segment Decoder, 4-bit Adder-Subtractor and Shift Register. Fall 2017
University of Texas at El Paso Electrical and Computer Engineering Department EE 2169 Laboratory for Digital Systems Design I Lab #10 Hexadecimal-to-Seven-Segment Decoder, 4-bit Adder-Subtractor and Shift
More information1. Basic safety information 4 2. Proper use 4
307304 EN Astro Time Switch SELEKTA 170 top3 1700130 SELEKTA 174 top3 1740130 1. Basic safety information 4 2. Proper se 4 Disposal 4 3. Installation and connection 5 Time switch installation 5 Connecting
More informationCS 261 Fall Mike Lam, Professor. Sequential Circuits
CS 261 Fall 2018 Mike Lam, Professor Sequential Circuits Circuits Circuits are formed by linking gates (or other circuits) together Inputs and outputs Link output of one gate to input of another Some circuits
More informationCSE140L: Components and Design Techniques for Digital Systems Lab. CPU design and PLDs. Tajana Simunic Rosing. Source: Vahid, Katz
CSE140L: Components and Design Techniques for Digital Systems Lab CPU design and PLDs Tajana Simunic Rosing Source: Vahid, Katz 1 Lab #3 due Lab #4 CPU design Today: CPU design - lab overview PLDs Updates
More informationLogic Design II (17.342) Spring Lecture Outline
Logic Design II (17.342) Spring 2012 Lecture Outline Class # 03 February 09, 2012 Dohn Bowden 1 Today s Lecture Registers and Counters Chapter 12 2 Course Admin 3 Administrative Admin for tonight Syllabus
More informationAsynchronous (Ripple) Counters
Circuits for counting events are frequently used in computers and other digital systems. Since a counter circuit must remember its past states, it has to possess memory. The chapter about flip-flops introduced
More informationBUSES IN COMPUTER ARCHITECTURE
BUSES IN COMPUTER ARCHITECTURE The processor, main memory, and I/O devices can be interconnected by means of a common bus whose primary function is to provide a communication path for the transfer of data.
More informationCHAPTER 4 RESULTS & DISCUSSION
CHAPTER 4 RESULTS & DISCUSSION 3.2 Introduction This project aims to prove that Modified Baugh-Wooley Two s Complement Signed Multiplier is one of the high speed multipliers. The schematic of the multiplier
More informationComputer Architecture Basic Computer Organization and Design
After the fetch and decode phase, PC contains 31, which is the address of the next instruction in the program (the return address). The register AR holds the effective address 170 [see figure 6.10(a)].
More informationMidterm Exam 15 points total. March 28, 2011
Midterm Exam 15 points total March 28, 2011 Part I Analytical Problems 1. (1.5 points) A. Convert to decimal, compare, and arrange in ascending order the following numbers encoded using various binary
More informationSequencing and Control
Sequencing and Control Lan-Da Van ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Spring, 2016 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Source:
More informationLogic Design Viva Question Bank Compiled By Channveer Patil
Logic Design Viva Question Bank Compiled By Channveer Patil Title of the Practical: Verify the truth table of logic gates AND, OR, NOT, NAND and NOR gates/ Design Basic Gates Using NAND/NOR gates. Q.1
More informationSequential Logic Design CS 64: Computer Organization and Design Logic Lecture #14
Sequential Logic Design CS 64: Computer Organization and Design Logic Lecture #14 Ziad Matni Dept. of Computer Science, UCSB Administrative Only 2.5 weeks left!!!!!!!! OMG!!!!! Th. 5/24 Sequential Logic
More informationCHAPTER 4: Logic Circuits
CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits
More informationComputer Systems Architecture
Computer Systems Architecture Fundamentals Of Digital Logic 1 Our Goal Understand Fundamentals and basics Concepts How computers work at the lowest level Avoid whenever possible Complexity Implementation
More informationChapter 2. Digital Circuits
Chapter 2. Digital Circuits Logic gates Flip-flops FF registers IC registers Data bus Encoders/Decoders Multiplexers Troubleshooting digital circuits Most contents of this chapter were covered in 88-217
More informationSequential Elements con t Synchronous Digital Systems
ecture 15 Computer Science 61C Spring 2017 February 22th, 2017 Sequential Elements con t Synchronous Digital Systems 1 Administrivia I Good news: Waitlist students: You are in! Concurrent Enrollment students:
More informationRegister Transfer Level (RTL) Design Cont.
CSE4: Components and Design Techniques for Digital Systems Register Transfer Level (RTL) Design Cont. Tajana Simunic Rosing Where we are now What we are covering today: RTL design examples, RTL critical
More informationLogic Design. Flip Flops, Registers and Counters
Logic Design Flip Flops, Registers and Counters Introduction Combinational circuits: value of each output depends only on the values of inputs Sequential Circuits: values of outputs depend on inputs and
More informationUniversity of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science SOLUTIONS
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science EECS 5 Fall 25 R. H. Katz SOLUTIONS Problem Set #3: Combinational and Sequential Logic
More informationDigital Electronics II 2016 Imperial College London Page 1 of 8
Information for Candidates: The following notation is used in this paper: 1. Unless explicitly indicated otherwise, digital circuits are drawn with their inputs on the left and their outputs on the right.
More informationReview C program: foo.c Compiler Assembly program: foo.s Assembler Object(mach lang module): foo.o. Lecture #14
CS61C L14 Introduction to Synchronous Digital Systems (1) inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture #14 Introduction to Synchronous Digital Systems 2007-7-18 Scott Beamer, Instructor
More informationCS61C : Machine Structures
inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture #14 Introduction to Synchronous Digital Systems 2007-7-18 Scott Beamer, Instructor CS61C L14 Introduction to Synchronous Digital Systems
More informationContents Circuits... 1
Contents Circuits... 1 Categories of Circuits... 1 Description of the operations of circuits... 2 Classification of Combinational Logic... 2 1. Adder... 3 2. Decoder:... 3 Memory Address Decoder... 5 Encoder...
More informationRegisters & Counters. Logic and Digital System Design - CS 303 Erkay Savaş Sabanci University
Registers & ounters Logic and igital System esign - S 33 Erkay Savaş Sabanci University Registers Registers like counters are clocked sequential circuits A register is a group of flip-flops Each flip-flop
More informationFlip-Flops and Sequential Circuit Design
Flip-Flops and Sequential Circuit Design ECE 52 Summer 29 Reading ssignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7.5 T Flip-Flop 7.5. Configurable Flip-Flops 7.6
More informationOutline. 1 Reiteration. 2 Dynamic scheduling - Tomasulo. 3 Superscalar, VLIW. 4 Speculation. 5 ILP limitations. 6 What we have done so far.
Outline 1 Reiteration Lecture 5: EIT090 Computer Architecture 2 Dynamic scheduling - Tomasulo Anders Ardö 3 Superscalar, VLIW EIT Electrical and Information Technology, Lund University Sept. 30, 2009 4
More informationCS8803: Advanced Digital Design for Embedded Hardware
CS883: Advanced Digital Design for Embedded Hardware Lecture 4: Latches, Flip-Flops, and Sequential Circuits Instructor: Sung Kyu Lim (limsk@ece.gatech.edu) Website: http://users.ece.gatech.edu/limsk/course/cs883
More informationELEN Electronique numérique
ELEN0040 - Electronique numérique Patricia ROUSSEAUX Année académique 2014-2015 CHAPITRE 6 Registers and Counters ELEN0040 6-277 Design of a modulo-8 binary counter using JK Flip-flops 3 bits are required
More informationSlide Set 8. for ENCM 501 in Winter Term, Steve Norman, PhD, PEng
Slide Set 8 for ENCM 501 in Winter Term, 2017 Steve Norman, PhD, PEng Electrical & Computer Engineering Schulich School of Engineering University of Calgary Winter Term, 2017 ENCM 501 W17 Lectures: Slide
More informationMore Digital Circuits
More Digital Circuits 1 Signals and Waveforms: Showing Time & Grouping 2 Signals and Waveforms: Circuit Delay 2 3 4 5 3 10 0 1 5 13 4 6 3 Sample Debugging Waveform 4 Type of Circuits Synchronous Digital
More informationDifferences between Tomasulo. Another Dynamic Algorithm: Tomasulo Organization. Reservation Station Components
Another Dynamic Algorithm: Tomasulo Algorithm Differences between Tomasulo Algorithm & Scoreboard For IBM 360/9 about 3 years after CDC 6600 Goal: High Performance without special compilers Differences
More informationA few questions to test your familiarity of Lab7 at the end of finishing all assigned parts of Lab 7
EE457 Lab7 Questions page A few questions to test your familiarity of Lab7 at the end of finishing all assigned parts of Lab 7 1. A. In which parts or subparts of Lab 7 does the STALL signal cause the
More informationChapter 05: Basic Processing Units Control Unit Design Organization. Lesson 11: Multiple Bus Organisation
Chapter 05: Basic Processing Units Control Unit Design Organization Lesson 11: Multiple Bus Organisation Objective Understand multiple bus organisation Learn how the number of independent steps can be
More informationDEPARTMENT OF COMPUTER SCIENCE & ENGINEERING
DRONACHARYA GROUP OF INSTITUTIONS, GREATER NOIDA Affiliated to Mahamaya Technical University, Noida Approved by AICTE DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Lab Manual for Computer Organization Lab
More informationSequential logic circuits
Computer Mathematics Week 10 Sequential logic circuits College of Information Science and Engineering Ritsumeikan University last week combinational digital circuits signals and busses logic gates and,
More informationTomasulo Algorithm. Developed at IBM and first implemented in IBM s 360/91
Tomasulo Algorithm Developed at IBM and first implemented in IBM s 360/91 IBM wanted to use the existing compiler instead of a specialized compiler for high end machines. Tracks when operands are available
More informationPHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops
PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops Objective Construct a two-bit binary decoder. Study multiplexers (MUX) and demultiplexers (DEMUX). Construct an RS flip-flop from discrete gates.
More informationCS61C : Machine Structures
CS 6C L4 State () inst.eecs.berkeley.edu/~cs6c/su5 CS6C : Machine Structures Lecture #4: State and FSMs Outline Waveforms State Clocks FSMs 25-7-3 Andy Carle CS 6C L4 State (2) Review (/3) (2/3): Circuit
More informationAdvanced Pipelining and Instruction-Level Paralelism (2)
Advanced Pipelining and Instruction-Level Paralelism (2) Riferimenti bibliografici Computer architecture, a quantitative approach, Hennessy & Patterson: (Morgan Kaufmann eds.) Tomasulo s Algorithm For
More information1. Convert the decimal number to binary, octal, and hexadecimal.
1. Convert the decimal number 435.64 to binary, octal, and hexadecimal. 2. Part A. Convert the circuit below into NAND gates. Insert or remove inverters as necessary. Part B. What is the propagation delay
More informationField Communication FXA 675 Rackbus RS-485 Interface monorack II RS-485
Technical Information TI 221F/00/en Field Commnication RS-485 Interface monorack II RS-485 For distribted control of Commtec transmitters and field transmitters with RS-485 interface 19" Racksyst plg-in
More informationBCN1043. By Dr. Mritha Ramalingam. Faculty of Computer Systems & Software Engineering
BCN1043 By Dr. Mritha Ramalingam Faculty of Computer Systems & Software Engineering mritha@ump.edu.my http://ocw.ump.edu.my/ authors Dr. Mohd Nizam Mohmad Kahar (mnizam@ump.edu.my) Jamaludin Sallim (jamal@ump.edu.my)
More informationNH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS
NH 67, Karur Trichy Highways, Puliyur C.F, 639 114 Karur District DEPARTMENT OF ELETRONICS AND COMMUNICATION ENGINEERING COURSE NOTES SUBJECT: DIGITAL ELECTRONICS CLASS: II YEAR ECE SUBJECT CODE: EC2203
More informationRead-only memory (ROM) Digital logic: ALUs Sequential logic circuits. Don't cares. Bus
Digital logic: ALUs Sequential logic circuits CS207, Fall 2004 October 11, 13, and 15, 2004 1 Read-only memory (ROM) A form of memory Contents fixed when circuit is created n input lines for 2 n addressable
More informationCHAPTER 4: Logic Circuits
CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits
More informationSlide Set 9. for ENCM 501 in Winter Steve Norman, PhD, PEng
Slide Set 9 for ENCM 501 in Winter 2018 Steve Norman, PhD, PEng Electrical & Computer Engineering Schulich School of Engineering University of Calgary March 2018 ENCM 501 Winter 2018 Slide Set 9 slide
More information¾Strip cable to 8 mm (max. 9) ¾Insert cable in the open DuoFix plug-in terminal at 45. LL2 cables per terminal position possible
307253 45 cable E Time switch TR 610 top3 6100130 TR 612 top3 6120130 DoFix plg-in terminal Test tap Plg-in screwless terminal C contact 1. Basic safety information WARIG Danger of death throgh electric
More informationFlip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari
Sequential Circuits The combinational circuit does not use any memory. Hence the previous state of input does not have any effect on the present state of the circuit. But sequential circuit has memory
More informationRegisters, Register Transfers and Counters Dr. Fethullah Karabiber
36 OMPUTER HARWARE Registers, Register Transfers and ounters r. Fethullah Karabiber Overview 2 Registers, Microoperations and Implementations Registers and load enable Register transfer operations Microoperations
More informationE-Vision Laser 4K Series High Brightness Digital Video Projector
E-Vision Laser 4K Series High Brightness Digital Video Projector 4INSTALLATION AND QUICK-START GUIDE 4CONNECTION GUIDE 4OPERATING GUIDE 4REFERENCE GUIDE 118-157A Abot This Docment Follow the instrctions
More informationPROCESSOR BASED TIMING SIGNAL GENERATOR FOR RADAR AND SENSOR APPLICATIONS
PROCESSOR BASED TIMING SIGNAL GENERATOR FOR RADAR AND SENSOR APPLICATIONS Application Note ABSTRACT... 3 KEYWORDS... 3 I. INTRODUCTION... 4 II. TIMING SIGNALS USAGE AND APPLICATION... 5 III. FEATURES AND
More informationA Buyers Guide to Laser Projection
The Eropean Digital Cinema Form A Byers Gide to Laser Projection AUTUMN 2018 Table of Contents Slides 2-5 Introdctory notes Slides 6-22 1: Technical Considerations Slides 23-31 2. Financial and lifetime
More informationEECS150 - Digital Design Lecture 3 - Timing
EECS150 - Digital Design Lecture 3 - Timing September 3, 2002 John Wawrzynek Fall 2002 EECS150 - Lec03-Timing Page 1 Outline Finish up from lecture 2 General Model of Synchronous Systems Performance Limits
More informationMicroprocessor Design
Microprocessor Design Principles and Practices With VHDL Enoch O. Hwang Brooks / Cole 2004 To my wife and children Windy, Jonathan and Michelle Contents 1. Designing a Microprocessor... 2 1.1 Overview
More informationAsynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow
Asynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow Bradley R. Quinton*, Mark R. Greenstreet, Steven J.E. Wilton*, *Dept. of Electrical and Computer Engineering, Dept.
More informationMC9211 Computer Organization
MC9211 Computer Organization Unit 2 : Combinational and Sequential Circuits Lesson2 : Sequential Circuits (KSB) (MCA) (2009-12/ODD) (2009-10/1 A&B) Coverage Lesson2 Outlines the formal procedures for the
More informationInstruction Level Parallelism and Its. (Part II) ECE 154B
Instruction Level Parallelism and Its Exploitation (Part II) ECE 154B Dmitri Strukov ILP techniques not covered last week this week next week Scoreboard Technique Review Allow for out of order execution
More informationCS8803: Advanced Digital Design for Embedded Hardware
Copyright 2, 23 M Ciletti 75 STORAGE ELEMENTS: R-S LATCH CS883: Advanced igital esign for Embedded Hardware Storage elements are used to store information in a binary format (e.g. state, data, address,
More information