PREVENTING IOT EDGE DEVICE VULNERABILITIES JEFF MILLER, PRODUCT MARKETING & STRATEGY, MENTOR, A SIEMENS BUSINESS

Size: px
Start display at page:

Download "PREVENTING IOT EDGE DEVICE VULNERABILITIES JEFF MILLER, PRODUCT MARKETING & STRATEGY, MENTOR, A SIEMENS BUSINESS"

Transcription

1 PREVENTING IOT EDGE DEVICE VULNERABILITIES JEFF MILLER, PRODUCT MARKETING & STRATEGY, MENTOR, A SIEMENS BUSINESS A M S D E S I G N & V E R I F I C A T I O N W H I T E P A P E R w w w. m e n t o r. c o m

2 As an EDA toolchain provider, Mentor keeps a close eye on security issues that occur in the world of electronics. We see volumes of research centered on protecting complex SoCs from attacks and interesting studies about detecting malicious logic in these ICs. There are studies on preventing recycling of old chips that are sold as new by using odometer circuits, adding co-processors on board to monitor suspicious activity, and techniques to hide chip activity from outside monitoring. Also of concern are the potential touch points along the supply chain in which some security vulnerability could be added to the IC. But, security issues around IoT edge devices are rarely mentioned in the literature. However, the projected billions of IoT edge devices out in the wild makes for a vast attack surface. Should hardware designers be concerned about security for IoT edge devices? And, is it worth the effort and cost to ensure security at this level? We are starting to see a few news reports of actual malicious attacks on IoT edge hardware committed by hackers intending to steal data or wreak havoc. There was a recent attack that occurred through IoT video cameras using a botnet that exploited one particular brand of device whose firmware did not allow the user to change the password. However, there are many reports of serious vulnerabilities uncovered by researchers, universities, and folks intent on publicly exposing the risk: Samsung Smart Home System: researchers at University of Michigan hacked the PIN code to open a locked door and to reset the vacation mode. In a separate hack, a Samsung Smart Fridge was shown to allow the intercept of Gmail credentials when synching to Google Calendar. Jeep Cherokee: security researchers disabled transmission and brakes. This event caught the most attention in the press. Tesla : a DefCon hacker discovered vulnerabilities in the Model S that allowed him to start the car. But, he had to physically connect his laptop to a system bus. Pacemaker: University of Alabama students wirelessly hacked a pacemaker installed in a dummy and sped up and slowed down the device. Mattel Hello Barbie and child monitors: Wi-Fi connectivity allowed interception of conversations between a child and the Barbie doll. And, there are several reports of hacking into child monitors to post live video online. Sniper rifle: a hacker demonstrated to Wired magazine that he could re-direct the aim of a Wi-Fi enabled TrackingPoint sniper rifle. Vulnerabilities in IoT edge hardware fall into 2 major categories (Figure 1): 1. Design: somewhere during the design or fabrication process, someone inserts extra logic that establishes a back-channel to the device rd -party: an externally-exploitable vulnerability is discovered by a 3 rd -party entity that is used to gain access to the device. 2

3 DESIGN VULNERABILITIES Figure 1: Design and 3 rd -party vulnerabilities. Design vulnerabilities take place during the IC design flow where someone inserts extra logic in order to create a hidden method of taking control of the chip. Finding extra RTL code, gates, or transistors has always been very difficult. Even matching requirements to implemented logic does not mean that there are some gates or transistors that do not belong. Legitimate extra logic is often inserted by tools to decrease power or to improve timing. And, just because every gate is touched during simulation, does not mean it is part of the official design. EDA tools can play a role in this space, but they cannot exhaustively prevent a determined employee from adding malicious logic. In fact, a paper from the University of Michigan entitled A2: Analog Malicious Hardware 1 shows how tiny and undetectable malicious logic can be. The authors of the paper established very tough requirements for themselves, as they attempted to create a backdoor attack circuit that would be undetectable and deployable by a person at fabrication time. Meaning, someone at a foundry could insert the circuit into a GDSII file after the design team submitted the IC for fabrication. However, the technique that they invented could also be deployed during the design of the IC before handoff to the foundry. All it takes is one person on the inside, determined to open up the IC for attacks. In a novel attack insertion strategy, the authors invented a single gate, analog trigger circuit that is extremely low power and had negligible timing impact (Figure 2). 1 K. Yang, M. Hicks, Q. Dong, T. Austin, D. Sylvester, A2: Analog Malicious Hardware, University of Michigan 3

4 Figure 2: Analog trigger circuit (Source: University of Michigan). The attack is based on capacitive charge accumulation and the circuit is attached to a wire of a processor register. The capacitor accumulates voltage until a threshold is hit and then triggers the output to deploy the attack payload. The leakage current drains off the charge to disable the trigger (Figure 3). Figure 3: Behavior of the trigger circuit (Source: University of Michigan). By simulating the design using several benchmarks, a victim signal is selected in the design to attach the analog trigger circuit. They look for a signal that is not very active during normal operation based on toggling rates. The circuit is then attached to a supervision register of the processor in order to take control of it and deliver a payload that grants privilege escalation. The circuit was placed into the layout in an unused area of the chip. The team actually fabricated the design and performed extensive testing on the chip. The scary results? All known detection techniques failed to detect the attack circuit. As a result of the authors work, we can see that a single gate, analog circuit can be employed in a design to pull off an inside job (or an outside job at the foundry) with no real means of detecting it. Does this give any hope of detecting malicious design from the inside? The authors offer some ideas, such as splitting the manufacturing of 4

5 the IC between two foundries to prevent fabrication-time attacks, but research will have to continue in order to address this attack technique. 3 RD -PARTY VULNERABILITIES After the IoT device has been sold and deployed, a 3 rd -party attacker can attempt to find and exploit vulnerabilities in the hardware. If the attack is successful, this could mean that the original IC design team overlooked one or more vulnerabilities during the design and verification of the chip. A different team at the University of Michigan (plus a team member from University of South Carolina) completed a project to see if they could gain control of a MEMS accelerometer already out in the wild. This culminated in the paper WALNUT: Waging Doubt on the Integrity of MEMS Accelerometers with Acoustic Injection Attacks. 2 The team investigated if they could find a way to gain control over the MEMS sensor output using sound waves. This is a fascinating study of a third-party vulnerability in a capacitive MEMS accelerometer which is a common device in smartphones. A capacitive MEMS accelerometer typically contains a sensing mass suspended by springs and connected to a variable capacitor. When the device is accelerated, the mass moves, creating an electrical signal due to capacitance change (Figure 4). Using Newton s second law of motion and Hooke s law to form an equation, the measured acceleration can be calculated. Figure 4: How a capacitive MEMS accelerometer works (Source: University of Michigan). Of course, an accelerometer is not just the MEMS component. The MEMS capacitive voltage is typically fed to an amplifier which is low-pass filtered, and then converted to a digital signal using an analog-to-digital converter (ADC). This signal is typically an input to a processor which takes the data and performs the calculation to determine acceleration (Figure 5). That value is then used as a variable in a software program running on the processor that performs some action or presents data to the user. For example, in an RC car that is controlled with a smartphone app, the x-axis accelerometer data created by tilting the phone forward or back, causes the car to move forward or back. 2 T. Trippel, O. Weisse, W. Xu, P. Honeyman, K. Fu, WALNUT: Waging Doubt on the Integrity of MEMS Accelerometers with Acoustic Injection Attacks, University of Michigan & University of South Carolina 5

6 Figure 5: A typical accelerometer system. The university team set out to determine if they could use sound waves to resonate with the moving structures of the MEMS accelerometer to create an out-of-spec pathway through the design in order to attack the processor and take control of it. Initially, the team set up a testing apparatus to check a wide range of commercial accelerometers. And, just to see if the results differed due to process variations in the IC fabrication, they tested two of each. Using a tweeter, they found the resonating frequency of the MEMS component that achieves the maximum displacement of the mass. By hitting this frequency, they noticed two affects: Improperly-designed low-pass filters did not fully suppress the sensor output signals, causing fluctuating output values, which means the sensor thought it was under high vibration. Improperly-designed amplifiers clipped the output signals, causing constant-shifted output, which means the sensor thought it was attached to a rocket with constant acceleration. The devices with improper low-pass filters were designed with a cut-off frequency that was too close to the resonant frequency of the MEMS sensor and the signal slips through to the ADC. A proper low-pass filter completely attenuates the signal. The devices with improper amplifiers showed that the external acoustic trigger displaced the sensing mass to create a signal that exceeded the dynamic range of the amplifier (Figure 6). Figure 6: Responses to sound (Source: University of Michigan). The team found that 75% of the 25 accelerometer devices tested where vulnerable to taking control of the sensor output. The team then set up an experiment to see if they could take control of an RC car driven by a smartphone application. With knowledge of the smartphone accelerometer resonate frequency (from the previous testing of the ICs in the experiments above), they created a malicious music file with the resonating frequency that uses the smartphone speaker for the acoustic attack. The software on the smartphone allows the user to tilt the phone in 6

7 the direction that they want to move the car, which employs the accelerometer. The music file contained a signal that simulated the output signal to drive the car forward and back (Figure 7). Figure 7: Taking control of an RC car (Source: University of Michigan). Some scary implications of this experiment should be jumping to mind at this point. For example, what if this was a military drone? This project points out several IoT edge device security ideas that should be considered during design and verification of the accelerometer: Designers should not assume that the sensor signal input to a processor is 100% legitimate, without any checking of the signal path. The analog elements of the signal conditioning path can provide an attack surface: The low-pass filter should be designed such that the resonant frequency of the MEMS device does not lie within the transition band, so that the interference signal is fully attenuated. The amplifier should be designed to account for high-amplitude interference noise to prevent signal clipping. Designers should consider an additional filter before the amplifier to filter out the acoustic noise. Why is the team s paper called WALNUT? In another experiment, they took control of an accelerometer output to spoof the sensor to spell out WALNUT (Figure 8). Figure 8: Spoofing the sensor (Source: University of Michigan). 7

8 The university team went beyond discovering and showing how to prevent accelerometer hacks. They suggest a method to protect devices already deployed. They offer software update ideas to alter the sampling rates of the ADC (this does not help if the amplifier still demonstrates clipping). For example, sampling at random times within the resonant frequency period can prevent an attack on the sensor output. If you are worried by all the accelerometers in the wild being vulnerable to attack, the team did provide the results and potential solutions to the accelerometer vendors. And, some of those vendors have responded. Also, 25% of the tested accelerometers where not vulnerable to these particular attacks. MANAGING VULNERABILITIES WITH SIMULATION It is clear that teams must think about security when designing and verifying sensor-based IoT systems. While the industry has established design flows, standards, and techniques to help digital IC designers ensure complete simulation of the device, AMS designers do not have access to alike solutions. This often leads to incomplete verification of the analog portions of the design, which are prevalent in IoT edge devices. Usually, teams manage analog simulations manually or they use complex and expensive tools that require intricate setup and proprietary test plans before they can deploy a solution. However, the Tanner Designer flow (Figure 9) helps to address this problem by providing an easy way to manage analog verification to track the large number of simulations required to ensure that there are no vulnerabilities in the IC. Figure 9: The Tanner Designer Flow. Each team member creates the schematic, sets up simulations, and creates testbenches in S-Edit for their block. They can then run T-Spice and Eldo simulations that create results. The measurement data from the simulation runs is aggregated into a database and the results are presented in the Tanner Designer dashboard and detailed reports are kept in a Microsoft Excel workbook (Figure 10). As the lifecycle of the project progresses, the team can customize the dashboard and reports within Excel by adding database queries, graphs, and presenting custom information based on measurements. The team uses the power and flexibility of Excel instead of learning a proprietary language or a verification management environment. 8

9 Figure 10: Tanner Designer Dashboard, driven by Excel workbooks. The team can use Tanner Designer to automate design reviews in order to ensure that all simulations match the test plan and that the simulation runs have all been completed. The Tanner Designer dashboard shows the actual status of the design blocks and the team can interact with reports and the actual design elements like schematics and waveforms to review each block. This ensures that everyone is examining real design data that is always up to date, with no need to generate large review documents. Finally, if a new exploit technique is discovered, it is very easy to add additional tests or testbenches to evaluate if the current design is vulnerable. Tanner Designer automatically discovers new tests and testbenches in the project, re-simulates if necessary, and updates the reports to ensure that as the design evolves it remains invulnerable to attacks and that it stays within specification. 9

10 CONCLUSION Thanks to the university experiments summarized in this paper, we learn that design vulnerabilities might never be 100% preventable. But, IoT edge device designers do have control over security at the hardware level to protect against 3 rd -party vulnerabilities. Unfortunately, they cannot think of all the ways that the hardware can be exploited ahead of time, but IoT edge device designers need to formulate plausible use cases of attacks on their custom IC. They need a test plan that exercises their device using hostile input and should decide how the device should respond when subjected to these attacks. Tanner Designer can help teams manage all simulations including the additional tests necessary to check for vulnerabilities and assure complete simulation of the test plan. We also learn that security has to be considered by everyone on the design team from the lowest level sensor, to the entire system. To learn more about Tanner Designer, see the web page here. To learn more about creating the building block of an accelerometer, the resonator, using the Tanner flow, see this whitepaper. Experience Tanner AMS Virtual Lab - Immediate access from any current PC web browser Test-drive Tanner Tools and discover the power of its complete IC design flow, including schematic capture, analog simulation, physical layout, and verification. For the latest product information, call us or visit: w w w. m e n t o r. c o m 2017 Mentor Graphics Corporation, all rights reserved. This document contains information that is proprietary to Mentor Graphics Corporation and may be duplicated in whole or in part by the original recipient for internal business purposes only, provided that this entire notice appears in all copies. In accepting this document, the recipient agrees to make every reasonable effort to prevent unauthorized use of this information. All trademarks mentioned in this document are the trademarks of their respective owners. TFD 9-17 TECH16090-w

ADDRESSING THE CHALLENGES OF IOT DESIGN JEFF MILLER, PRODUCT MARKETING MANAGER, MENTOR GRAPHICS

ADDRESSING THE CHALLENGES OF IOT DESIGN JEFF MILLER, PRODUCT MARKETING MANAGER, MENTOR GRAPHICS ADDRESSING THE CHALLENGES OF IOT DESIGN JEFF MILLER, PRODUCT MARKETING MANAGER, MENTOR GRAPHICS A M S D E S I G N & V E R I F I C A T I O N W H I T E P A P E R w w w. m e n t o r. c o m INTRODUCTION Internet

More information

RAPID SOC PROOF-OF-CONCEPT FOR ZERO COST JEFF MILLER, PRODUCT MARKETING AND STRATEGY, MENTOR GRAPHICS PHIL BURR, SENIOR PRODUCT MANAGER, ARM

RAPID SOC PROOF-OF-CONCEPT FOR ZERO COST JEFF MILLER, PRODUCT MARKETING AND STRATEGY, MENTOR GRAPHICS PHIL BURR, SENIOR PRODUCT MANAGER, ARM RAPID SOC PROOF-OF-CONCEPT FOR ZERO COST JEFF MILLER, PRODUCT MARKETING AND STRATEGY, MENTOR GRAPHICS PHIL BURR, SENIOR PRODUCT MANAGER, ARM A M S D E S I G N & V E R I F I C A T I O N W H I T E P A P

More information

DESIGNING MEMS MICROPHONES FROM CONCEPT TO FINISHED GDSII IN ABOUT TWO WEEKS

DESIGNING MEMS MICROPHONES FROM CONCEPT TO FINISHED GDSII IN ABOUT TWO WEEKS DESIGNING MEMS MICROPHONES FROM CONCEPT TO FINISHED GDSII IN ABOUT TWO WEEKS A M S D E S I G N & V E R I F I C A T I O N C A S E S T U D Y w w w. m e n t o r. c o m ABOUT THE MEMS MICROPHONE MARKET Knowles

More information

Designing for the Internet of Things with Cadence PSpice A/D Technology

Designing for the Internet of Things with Cadence PSpice A/D Technology Designing for the Internet of Things with Cadence PSpice A/D Technology By Alok Tripathi, Software Architect, Cadence The Cadence PSpice A/D release 17.2-2016 offers a comprehensive feature set to address

More information

Co-simulation Techniques for Mixed Signal Circuits

Co-simulation Techniques for Mixed Signal Circuits Co-simulation Techniques for Mixed Signal Circuits Tudor Timisescu Technische Universität München Abstract As designs grow more and more complex, there is increasing effort spent on verification. Most

More information

RF Testing of A Single FPIX1 for BTeV

RF Testing of A Single FPIX1 for BTeV RF Testing of A Single FPIX1 for BTeV James Price Wayne State University 08/24/2004 Performed at Fermi National Accelerator Laboratory This summer I spent two and a half months working at the Fermi National

More information

ECE 2274 Pre-Lab for Experiment Timer Chip

ECE 2274 Pre-Lab for Experiment Timer Chip ECE 2274 Pre-Lab for Experiment 6 555 Timer Chip Introduction to the 555 Timer The 555 IC is a popular chip for acting as multivibrators. Go to the web to obtain a data sheet to be turn-in with the pre-lab.

More information

ELEC 4609 IC DESIGN TERM PROJECT: DYNAMIC PRSG v1.2

ELEC 4609 IC DESIGN TERM PROJECT: DYNAMIC PRSG v1.2 ELEC 4609 IC DESIGN TERM PROJECT: DYNAMIC PRSG v1.2 The goal of this project is to design a chip that could control a bicycle taillight to produce an apparently random flash sequence. The chip should operate

More information

7 DESIGN ASPECTS OF IoT PCB DESIGNS JOHN MCMILLAN, MENTOR GRAPHICS

7 DESIGN ASPECTS OF IoT PCB DESIGNS JOHN MCMILLAN, MENTOR GRAPHICS 7 DESIGN ASPECTS OF IoT PCB DESIGNS JOHN MCMILLAN, MENTOR GRAPHICS P C B D E S I G N W H I T E P A P E R w w w. p a d s. c o m INTRODUCTION: IoT EVERYWHERE Designing electronic products with IoT capabilities

More information

International Research Journal of Engineering and Technology (IRJET) e-issn: Volume: 03 Issue: 07 July p-issn:

International Research Journal of Engineering and Technology (IRJET) e-issn: Volume: 03 Issue: 07 July p-issn: IC Layout Design of Decoder Using Electrical VLSI System Design 1.UPENDRA CHARY CHOKKELLA Assistant Professor Electronics & Communication Department, Guru Nanak Institute Of Technology-Ibrahimpatnam (TS)-India

More information

System Quality Indicators

System Quality Indicators Chapter 2 System Quality Indicators The integration of systems on a chip, has led to a revolution in the electronic industry. Large, complex system functions can be integrated in a single IC, paving the

More information

Adding Analog and Mixed Signal Concerns to a Digital VLSI Course

Adding Analog and Mixed Signal Concerns to a Digital VLSI Course Session Number 1532 Adding Analog and Mixed Signal Concerns to a Digital VLSI Course John A. Nestor and David A. Rich Department of Electrical and Computer Engineering Lafayette College Abstract This paper

More information

IoT and the Implications for Security Inside and Outside the Enterprise. Richard Boyer CISO & Chief Architect, Security

IoT and the Implications for Security Inside and Outside the Enterprise. Richard Boyer CISO & Chief Architect, Security IoT and the Implications for Security Inside and Outside the Enterprise Richard Boyer CISO & Chief Architect, Security 1999 2020 INTERNET OF THINGS THAT S GREAT BUT 4 ALL THINGS ARE NOT ALL EQUAL PERVASIVE

More information

Chapter 5 Flip-Flops and Related Devices

Chapter 5 Flip-Flops and Related Devices Chapter 5 Flip-Flops and Related Devices Chapter 5 Objectives Selected areas covered in this chapter: Constructing/analyzing operation of latch flip-flops made from NAND or NOR gates. Differences of synchronous/asynchronous

More information

7 SEGMENT LED DISPLAY KIT

7 SEGMENT LED DISPLAY KIT ESSENTIAL INFORMATION BUILD INSTRUCTIONS CHECKING YOUR PCB & FAULT-FINDING MECHANICAL DETAILS HOW THE KIT WORKS CREATE YOUR OWN SCORE BOARD WITH THIS 7 SEGMENT LED DISPLAY KIT Version 2.0 Which pages of

More information

LAX_x Logic Analyzer

LAX_x Logic Analyzer Legacy documentation LAX_x Logic Analyzer Summary This core reference describes how to place and use a Logic Analyzer instrument in an FPGA design. Core Reference CR0103 (v2.0) March 17, 2008 The LAX_x

More information

Sharif University of Technology. SoC: Introduction

Sharif University of Technology. SoC: Introduction SoC Design Lecture 1: Introduction Shaahin Hessabi Department of Computer Engineering System-on-Chip System: a set of related parts that act as a whole to achieve a given goal. A system is a set of interacting

More information

Bell. Program of Study. Accelerated Digital Electronics. Dave Bell TJHSST

Bell. Program of Study. Accelerated Digital Electronics. Dave Bell TJHSST Program of Study Accelerated Digital Electronics TJHSST Dave Bell Course Selection Guide Description: Students learn the basics of digital electronics technology as they engineer a complex electronic system.

More information

Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533

Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533 Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop Course project for ECE533 I. Objective: REPORT-I The objective of this project is to design a 4-bit counter and implement it into a chip

More information

What is sync? Why is sync important? How can sync signals be compromised within an A/V system?... 3

What is sync? Why is sync important? How can sync signals be compromised within an A/V system?... 3 Table of Contents What is sync?... 2 Why is sync important?... 2 How can sync signals be compromised within an A/V system?... 3 What is ADSP?... 3 What does ADSP technology do for sync signals?... 4 Which

More information

Designs with Multiple Clock Domains: Avoiding Clock Skew and Reducing Pattern Count Using DFTAdvisor tm and FastScan tm

Designs with Multiple Clock Domains: Avoiding Clock Skew and Reducing Pattern Count Using DFTAdvisor tm and FastScan tm Technical Publication esigns with Multiple Clock omains: Avoiding Clock Skew and Reducing Pattern Count Using FTAdvisor tm and FastScan tm Mentor Graphics Corporation March 2001 www.mentor.com/dft esigns

More information

UVM Testbench Structure and Coverage Improvement in a Mixed Signal Verification Environment by Mihajlo Katona, Head of Functional Verification, Frobas

UVM Testbench Structure and Coverage Improvement in a Mixed Signal Verification Environment by Mihajlo Katona, Head of Functional Verification, Frobas UVM Testbench Structure and Coverage Improvement in a Mixed Signal Verification Environment by Mihajlo Katona, Head of Functional Verification, Frobas In recent years a number of different verification

More information

Experiment # 4 Counters and Logic Analyzer

Experiment # 4 Counters and Logic Analyzer EE20L - Introduction to Digital Circuits Experiment # 4. Synopsis: Experiment # 4 Counters and Logic Analyzer In this lab we will build an up-counter and a down-counter using 74LS76A - Flip Flops. The

More information

Simulation Mismatches Can Foul Up Test-Pattern Verification

Simulation Mismatches Can Foul Up Test-Pattern Verification 1 of 5 12/17/2009 2:59 PM Technologies Design Hotspots Resources Shows Magazine ebooks & Whitepapers Jobs More... Click to view this week's ad screen [ D e s i g n V i e w / D e s i g n S o lu ti o n ]

More information

Practical considerations of accelerometer noise. Endevco technical paper 324

Practical considerations of accelerometer noise. Endevco technical paper 324 Practical considerations of accelerometer noise Endevco technical paper 324 Practical considerations of accelerometer noise Noise can be defined as any undesirable signal within the measurement chain.

More information

WiPry 5x User Manual. 2.4 & 5 GHz Wireless Troubleshooting Dual Band Spectrum Analyzer

WiPry 5x User Manual. 2.4 & 5 GHz Wireless Troubleshooting Dual Band Spectrum Analyzer WiPry 5x User Manual 2.4 & 5 GHz Wireless Troubleshooting Dual Band Spectrum Analyzer 1 Table of Contents Section 1 Getting Started 1.10 Quickstart Guide 1.20 Compatibility 2.10 Basics 2.11 Screen Layout

More information

Laboratory 10. Required Components: Objectives. Introduction. Digital Circuits - Logic and Latching (modified from lab text by Alciatore)

Laboratory 10. Required Components: Objectives. Introduction. Digital Circuits - Logic and Latching (modified from lab text by Alciatore) Laboratory 10 Digital Circuits - Logic and Latching (modified from lab text by Alciatore) Required Components: 1x 330 resistor 4x 1k resistor 2x 0.F capacitor 1x 2N3904 small signal transistor 1x LED 1x

More information

TV Synchronism Generation with PIC Microcontroller

TV Synchronism Generation with PIC Microcontroller TV Synchronism Generation with PIC Microcontroller With the widespread conversion of the TV transmission and coding standards, from the early analog (NTSC, PAL, SECAM) systems to the modern digital formats

More information

Design of Fault Coverage Test Pattern Generator Using LFSR

Design of Fault Coverage Test Pattern Generator Using LFSR Design of Fault Coverage Test Pattern Generator Using LFSR B.Saritha M.Tech Student, Department of ECE, Dhruva Institue of Engineering & Technology. Abstract: A new fault coverage test pattern generator

More information

nmos transistor Basics of VLSI Design and Test Solution: CMOS pmos transistor CMOS Inverter First-Order DC Analysis CMOS Inverter: Transient Response

nmos transistor Basics of VLSI Design and Test Solution: CMOS pmos transistor CMOS Inverter First-Order DC Analysis CMOS Inverter: Transient Response nmos transistor asics of VLSI Design and Test If the gate is high, the switch is on If the gate is low, the switch is off Mohammad Tehranipoor Drain ECE495/695: Introduction to Hardware Security & Trust

More information

Prototyping an ASIC with FPGAs. By Rafey Mahmud, FAE at Synplicity.

Prototyping an ASIC with FPGAs. By Rafey Mahmud, FAE at Synplicity. Prototyping an ASIC with FPGAs By Rafey Mahmud, FAE at Synplicity. With increased capacity of FPGAs and readily available off-the-shelf prototyping boards sporting multiple FPGAs, it has become feasible

More information

Summit Systems Sound Board Modification

Summit Systems Sound Board Modification Summit Systems Sound Board Modification The Summit slots fitted with the music feature play two sounds; one when the coin is inserted, and the other that plays as winning coins pass through the hopper

More information

Getting Started with the LabVIEW Sound and Vibration Toolkit

Getting Started with the LabVIEW Sound and Vibration Toolkit 1 Getting Started with the LabVIEW Sound and Vibration Toolkit This tutorial is designed to introduce you to some of the sound and vibration analysis capabilities in the industry-leading software tool

More information

2.6 Reset Design Strategy

2.6 Reset Design Strategy 2.6 Reset esign Strategy Many design issues must be considered before choosing a reset strategy for an ASIC design, such as whether to use synchronous or asynchronous resets, will every flipflop receive

More information

At-speed Testing of SOC ICs

At-speed Testing of SOC ICs At-speed Testing of SOC ICs Vlado Vorisek, Thomas Koch, Hermann Fischer Multimedia Design Center, Semiconductor Products Sector Motorola Munich, Germany Abstract This paper discusses the aspects and associated

More information

RX40_V1_0 Measurement Report F.Faccio

RX40_V1_0 Measurement Report F.Faccio RX40_V1_0 Measurement Report F.Faccio This document follows the previous report An 80Mbit/s Optical Receiver for the CMS digital optical link, dating back to January 2000 and concerning the first prototype

More information

Real-time Chatter Compensation based on Embedded Sensing Device in Machine tools

Real-time Chatter Compensation based on Embedded Sensing Device in Machine tools International Journal of Engineering and Technical Research (IJETR) ISSN: 2321-0869 (O) 2454-4698 (P), Volume-3, Issue-9, September 2015 Real-time Chatter Compensation based on Embedded Sensing Device

More information

IC Layout Design of Decoders Using DSCH and Microwind Shaik Fazia Kausar MTech, Dr.K.V.Subba Reddy Institute of Technology.

IC Layout Design of Decoders Using DSCH and Microwind Shaik Fazia Kausar MTech, Dr.K.V.Subba Reddy Institute of Technology. IC Layout Design of Decoders Using DSCH and Microwind Shaik Fazia Kausar MTech, Dr.K.V.Subba Reddy Institute of Technology. T.Vijay Kumar, M.Tech Associate Professor, Dr.K.V.Subba Reddy Institute of Technology.

More information

At-speed testing made easy

At-speed testing made easy At-speed testing made easy By Bruce Swanson and Michelle Lange, EEdesign.com Jun 03, 2004 (5:00 PM EDT) URL: http://www.eedesign.com/article/showarticle.jhtml?articleid=21401421 Today's chip designs are

More information

WiPry 5x User Manual. 2.4 & 5 GHz Wireless Troubleshooting Dual Band Spectrum Analyzer

WiPry 5x User Manual. 2.4 & 5 GHz Wireless Troubleshooting Dual Band Spectrum Analyzer WiPry 5x User Manual 2.4 & 5 GHz Wireless Troubleshooting Dual Band Spectrum Analyzer 1 Table of Contents Section 1 Getting Started 1.10 Quickstart Guide 1.20 Compatibility Section 2 How WiPry Works 2.10

More information

Testing Digital Systems II

Testing Digital Systems II Testing Digital Systems II Lecture 2: Design for Testability (I) structor: M. Tahoori Copyright 2010, M. Tahoori TDS II: Lecture 2 1 History During early years, design and test were separate The final

More information

Laboratory 7. Lab 7. Digital Circuits - Logic and Latching

Laboratory 7. Lab 7. Digital Circuits - Logic and Latching Laboratory 7 igital Circuits - Logic and Latching Required Components: 1 330 resistor 4 resistor 2 0.1 F capacitor 1 2N3904 small signal transistor 1 LE 1 7408 AN gate IC 1 7474 positive edge triggered

More information

456 SOLID STATE ANALOGUE TAPE + A80 RECORDER MODELS

456 SOLID STATE ANALOGUE TAPE + A80 RECORDER MODELS 456 SOLID STATE ANALOGUE TAPE + A80 RECORDER MODELS 456 STEREO HALF RACK 456 MONO The 456 range in essence is an All Analogue Solid State Tape Recorder the Output of which can be recorded by conventional

More information

Figure.1 Clock signal II. SYSTEM ANALYSIS

Figure.1 Clock signal II. SYSTEM ANALYSIS International Journal of Advances in Engineering, 2015, 1(4), 518-522 ISSN: 2394-9260 (printed version); ISSN: 2394-9279 (online version); url:http://www.ijae.in RESEARCH ARTICLE Multi bit Flip-Flop Grouping

More information

Scan. This is a sample of the first 15 pages of the Scan chapter.

Scan. This is a sample of the first 15 pages of the Scan chapter. Scan This is a sample of the first 15 pages of the Scan chapter. Note: The book is NOT Pinted in color. Objectives: This section provides: An overview of Scan An introduction to Test Sequences and Test

More information

Whole House Lighting Controller

Whole House Lighting Controller User Guide Whole House Lighting Controller LC7001 radiant RF Lighting Control adorne Wi-Fi Ready Lighting Control Compliance FCC Notice FCC ID These devices comply with part 15 of the FCC Rules. Operation

More information

Decade Counters Mod-5 counter: Decade Counter:

Decade Counters Mod-5 counter: Decade Counter: Decade Counters We can design a decade counter using cascade of mod-5 and mod-2 counters. Mod-2 counter is just a single flip-flop with the two stable states as 0 and 1. Mod-5 counter: A typical mod-5

More information

MULTIPLE TPS REHOST FROM GENRAD 2235 TO S9100

MULTIPLE TPS REHOST FROM GENRAD 2235 TO S9100 MULTIPLE TPS REHOST FROM GENRAD 2235 TO S9100 AL L I A N C E S U P P O R T PAR T N E R S, I N C. D AV I D G U I N N ( D AV I D. G U I N N @ A S P - S U P P O R T. C O M ) L I N YAN G ( L I N. YAN G @ A

More information

How to Categorize Risk in IoT

How to Categorize Risk in IoT How to Categorize Risk in IoT Defining use cases for IoT deployments lays the foundation for an end-to-end cybersecurity strategy that cuts across a broad and ever-changing threat landscape 2 Overview

More information

Design and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset

Design and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset Design and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset Course Number: ECE 533 Spring 2013 University of Tennessee Knoxville Instructor: Dr. Syed Kamrul Islam Prepared by

More information

EEC 116 Fall 2011 Lab #5: Pipelined 32b Adder

EEC 116 Fall 2011 Lab #5: Pipelined 32b Adder EEC 116 Fall 2011 Lab #5: Pipelined 32b Adder Dept. of Electrical and Computer Engineering University of California, Davis Issued: November 2, 2011 Due: November 16, 2011, 4PM Reading: Rabaey Sections

More information

Understanding Compression Technologies for HD and Megapixel Surveillance

Understanding Compression Technologies for HD and Megapixel Surveillance When the security industry began the transition from using VHS tapes to hard disks for video surveillance storage, the question of how to compress and store video became a top consideration for video surveillance

More information

EECS150 - Digital Design Lecture 3 - Timing

EECS150 - Digital Design Lecture 3 - Timing EECS150 - Digital Design Lecture 3 - Timing September 3, 2002 John Wawrzynek Fall 2002 EECS150 - Lec03-Timing Page 1 Outline Finish up from lecture 2 General Model of Synchronous Systems Performance Limits

More information

PCIe: EYE DIAGRAM ANALYSIS IN HYPERLYNX

PCIe: EYE DIAGRAM ANALYSIS IN HYPERLYNX PCIe: EYE DIAGRAM ANALYSIS IN HYPERLYNX w w w. m e n t o r. c o m PCIe: Eye Diagram Analysis in HyperLynx PCI Express Tutorial This PCI Express tutorial will walk you through time-domain eye diagram analysis

More information

BER MEASUREMENT IN THE NOISY CHANNEL

BER MEASUREMENT IN THE NOISY CHANNEL BER MEASUREMENT IN THE NOISY CHANNEL PREPARATION... 2 overview... 2 the basic system... 3 a more detailed description... 4 theoretical predictions... 5 EXPERIMENT... 6 the ERROR COUNTING UTILITIES module...

More information

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers EEE 304 Experiment No. 07 Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers Important: Submit your Prelab at the beginning of the lab. Prelab 1: Construct a S-R Latch and

More information

Integration of Virtual Instrumentation into a Compressed Electricity and Electronic Curriculum

Integration of Virtual Instrumentation into a Compressed Electricity and Electronic Curriculum Integration of Virtual Instrumentation into a Compressed Electricity and Electronic Curriculum Arif Sirinterlikci Ohio Northern University Background Ohio Northern University Technological Studies Department

More information

EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP. Due İLKER KALYONCU, 10043

EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP. Due İLKER KALYONCU, 10043 EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP Due 16.05. İLKER KALYONCU, 10043 1. INTRODUCTION: In this project we are going to design a CMOS positive edge triggered master-slave

More information

Using on-chip Test Pattern Compression for Full Scan SoC Designs

Using on-chip Test Pattern Compression for Full Scan SoC Designs Using on-chip Test Pattern Compression for Full Scan SoC Designs Helmut Lang Senior Staff Engineer Jens Pfeiffer CAD Engineer Jeff Maguire Principal Staff Engineer Motorola SPS, System-on-a-Chip Design

More information

(Refer Slide Time 1:58)

(Refer Slide Time 1:58) Digital Circuits and Systems Prof. S. Srinivasan Department of Electrical Engineering Indian Institute of Technology Madras Lecture - 1 Introduction to Digital Circuits This course is on digital circuits

More information

LFSRs as Functional Blocks in Wireless Applications Author: Stephen Lim and Andy Miller

LFSRs as Functional Blocks in Wireless Applications Author: Stephen Lim and Andy Miller XAPP22 (v.) January, 2 R Application Note: Virtex Series, Virtex-II Series and Spartan-II family LFSRs as Functional Blocks in Wireless Applications Author: Stephen Lim and Andy Miller Summary Linear Feedback

More information

PESIT Bangalore South Campus

PESIT Bangalore South Campus SOLUTIONS TO INTERNAL ASSESSMENT TEST 3 Date : 8/11/2016 Max Marks: 40 Subject & Code : Analog and Digital Electronics (15CS32) Section: III A and B Name of faculty: Deepti.C Time : 11:30 am-1:00 pm Note:

More information

CS/EE 6710 Digital VLSI Design CAD Assignment #3 Due Thursday September 21 st, 5:00pm

CS/EE 6710 Digital VLSI Design CAD Assignment #3 Due Thursday September 21 st, 5:00pm CS/EE 6710 Digital VLSI Design CAD Assignment #3 Due Thursday September 21 st, 5:00pm Overview: In this assignment you will design a register cell. This cell should be a single-bit edge-triggered D-type

More information

Lab experience 1: Introduction to LabView

Lab experience 1: Introduction to LabView Lab experience 1: Introduction to LabView LabView is software for the real-time acquisition, processing and visualization of measured data. A LabView program is called a Virtual Instrument (VI) because

More information

A 5-Gb/s Half-rate Clock Recovery Circuit in 0.25-μm CMOS Technology

A 5-Gb/s Half-rate Clock Recovery Circuit in 0.25-μm CMOS Technology A 5-Gb/s Half-rate Clock Recovery Circuit in 0.25-μm CMOS Technology Pyung-Su Han Dept. of Electrical and Electronic Engineering Yonsei University Seoul, Korea ps@tera.yonsei.ac.kr Woo-Young Choi Dept.

More information

ECE 372 Microcontroller Design

ECE 372 Microcontroller Design E.g. Port A, Port B Used to interface with many devices Switches LEDs LCD Keypads Relays Stepper Motors Interface with digital IO requires us to connect the devices correctly and write code to interface

More information

ELECTRICAL ENGINEERING DEPARTMENT California Polytechnic State University

ELECTRICAL ENGINEERING DEPARTMENT California Polytechnic State University EECTRICA ENGINEERING DEPARTMENT California Polytechnic State University EE 361 NAND ogic Gate, RS Flip-Flop & JK Flip-Flop Pre-lab 7 1. Draw the logic symbol and construct the truth table for a NAND gate.

More information

Lecture 23 Design for Testability (DFT): Full-Scan (chapter14)

Lecture 23 Design for Testability (DFT): Full-Scan (chapter14) Lecture 23 Design for Testability (DFT): Full-Scan (chapter14) Definition Ad-hoc methods Scan design Design rules Scan register Scan flip-flops Scan test sequences Overheads Scan design system Summary

More information

STB Front Panel User s Guide

STB Front Panel User s Guide S ET-TOP BOX FRONT PANEL USER S GUIDE 1. Introduction The Set-Top Box (STB) Front Panel has the following demonstration capabilities: Pressing 1 of the 8 capacitive sensing pads lights up that pad s corresponding

More information

CHAPTER 3 SEPARATION OF CONDUCTED EMI

CHAPTER 3 SEPARATION OF CONDUCTED EMI 54 CHAPTER 3 SEPARATION OF CONDUCTED EMI The basic principle of noise separator is described in this chapter. The construction of the hardware and its actual performance are reported. This chapter proposes

More information

Digital to Mixed-Signal Verification of Power Management SOCs Using Questa-ADMS. M. Behaghel

Digital to Mixed-Signal Verification of Power Management SOCs Using Questa-ADMS. M. Behaghel Digital to Mixed-Signal Verification of Power Management SOCs Using Questa-ADMS M. Behaghel A global leader in wireless technologies Leading supplier of platforms and semiconductors for wireless devices

More information

An Efficient IC Layout Design of Decoders and Its Applications

An Efficient IC Layout Design of Decoders and Its Applications An Efficient IC Layout Design of Decoders and Its Applications Dr.Arvind Kundu HOD, SCIENT Institute of Technology. T.Uday Bhaskar, M.Tech Assistant Professor, SCIENT Institute of Technology. B.Suresh

More information

The Micropython Microcontroller

The Micropython Microcontroller Please do not remove this manual from the lab. It is available via Canvas Electronics Aims of this experiment Explore the capabilities of a modern microcontroller and some peripheral devices. Understand

More information

Powerful Software Tools and Methods to Accelerate Test Program Development A Test Systems Strategies, Inc. (TSSI) White Paper.

Powerful Software Tools and Methods to Accelerate Test Program Development A Test Systems Strategies, Inc. (TSSI) White Paper. Powerful Software Tools and Methods to Accelerate Test Program Development A Test Systems Strategies, Inc. (TSSI) White Paper Abstract Test costs have now risen to as much as 50 percent of the total manufacturing

More information

A Transaction-Oriented UVM-based Library for Verification of Analog Behavior

A Transaction-Oriented UVM-based Library for Verification of Analog Behavior A Transaction-Oriented UVM-based Library for Verification of Analog Behavior IEEE ASP-DAC 2014 Alexander W. Rath 1 Agenda Introduction Idea of Analog Transactions Constraint Random Analog Stimulus Monitoring

More information

RFSOI and FDSOI enabling smarter and IoT applications. Kirk Ouellette Digital Products Group STMicroelectronics

RFSOI and FDSOI enabling smarter and IoT applications. Kirk Ouellette Digital Products Group STMicroelectronics RFSOI and FDSOI enabling smarter and IoT applications Kirk Ouellette Digital Products Group STMicroelectronics ST in the IoT already Today 2 Kirk Ouellette More then Moore Workshop - Shanghai - March 17,

More information

AN4184 Application note

AN4184 Application note Application note Microphone coupon boards STEVAL-MKI129Vx /MKI155Vx based on digital microphones Introduction This application note briefly describes the microphone coupon boards STEVAL-MKI129Vx / MKI155Vx

More information

Integrated Circuit for Musical Instrument Tuners

Integrated Circuit for Musical Instrument Tuners Document History Release Date Purpose 8 March 2006 Initial prototype 27 April 2006 Add information on clip indication, MIDI enable, 20MHz operation, crystal oscillator and anti-alias filter. 8 May 2006

More information

ECE 5765 Modern Communication Fall 2005, UMD Experiment 10: PRBS Messages, Eye Patterns & Noise Simulation using PRBS

ECE 5765 Modern Communication Fall 2005, UMD Experiment 10: PRBS Messages, Eye Patterns & Noise Simulation using PRBS ECE 5765 Modern Communication Fall 2005, UMD Experiment 10: PRBS Messages, Eye Patterns & Noise Simulation using PRBS modules basic: SEQUENCE GENERATOR, TUNEABLE LPF, ADDER, BUFFER AMPLIFIER extra basic:

More information

DIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP TECHNIQUE USED FOR LOW POWER CONSUMPTION IN CLOCKING SCHEME

DIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP TECHNIQUE USED FOR LOW POWER CONSUMPTION IN CLOCKING SCHEME DIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP TECHNIQUE USED FOR LOW POWER CONSUMPTION IN CLOCKING SCHEME Mr.N.Vetriselvan, Assistant Professor, Dhirajlal Gandhi College of Technology Mr.P.N.Palanisamy,

More information

The BAT WAVE ANALYZER project

The BAT WAVE ANALYZER project The BAT WAVE ANALYZER project Conditions of Use The Bat Wave Analyzer program is free for personal use and can be redistributed provided it is not changed in any way, and no fee is requested. The Bat Wave

More information

Automatic Projector Tilt Compensation System

Automatic Projector Tilt Compensation System Automatic Projector Tilt Compensation System Ganesh Ajjanagadde James Thomas Shantanu Jain October 30, 2014 1 Introduction Due to the advances in semiconductor technology, today s display projectors can

More information

https://daffy1108.wordpress.com/2014/06/08/synchronizers-for-asynchronous-signals/

https://daffy1108.wordpress.com/2014/06/08/synchronizers-for-asynchronous-signals/ https://daffy1108.wordpress.com/2014/06/08/synchronizers-for-asynchronous-signals/ Synchronizers for Asynchronous Signals Asynchronous signals causes the big issue with clock domains, namely metastability.

More information

Dual Slope ADC Design from Power, Speed and Area Perspectives

Dual Slope ADC Design from Power, Speed and Area Perspectives Dual Slope ADC Design from Power, Speed and Area Perspectives Isaac Macwan, Xingguo Xiong, Lawrence Hmurcik Department of Electrical & Computer Engineering, University of Bridgeport, Bridgeport, CT 06604

More information

AppNote - Managing noisy RF environment in RC3c. Ver. 4

AppNote - Managing noisy RF environment in RC3c. Ver. 4 AppNote - Managing noisy RF environment in RC3c Ver. 4 17 th October 2018 Content 1 Document Purpose... 3 2 Reminder on LBT... 3 3 Observed Issue and Current Understanding... 3 4 Understanding the RSSI

More information

Lab 1 Introduction to the Software Development Environment and Signal Sampling

Lab 1 Introduction to the Software Development Environment and Signal Sampling ECEn 487 Digital Signal Processing Laboratory Lab 1 Introduction to the Software Development Environment and Signal Sampling Due Dates This is a three week lab. All TA check off must be completed before

More information

LMH0340/LMH0341 SerDes EVK User Guide

LMH0340/LMH0341 SerDes EVK User Guide LMH0340/LMH0341 SerDes EVK User Guide July 1, 2008 Version 1.05 1 1... Overview 3 2... Evaluation Kit (SD3GXLEVK) Contents 3 3... Hardware Setup 4 3.1 ALP100 BOARD (MAIN BOARD) DESCRIPTION 5 3.2 SD340EVK

More information

ELEN Electronique numérique

ELEN Electronique numérique ELEN0040 - Electronique numérique Patricia ROUSSEAUX Année académique 2014-2015 CHAPITRE 5 Sequential circuits design - Timing issues ELEN0040 5-228 1 Sequential circuits design 1.1 General procedure 1.2

More information

4. Formal Equivalence Checking

4. Formal Equivalence Checking 4. Formal Equivalence Checking 1 4. Formal Equivalence Checking Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin Verification of Digital Systems Spring

More information

EMI/EMC diagnostic and debugging

EMI/EMC diagnostic and debugging EMI/EMC diagnostic and debugging 1 Introduction to EMI The impact of Electromagnetism Even on a simple PCB circuit, Magnetic & Electric Field are generated as long as current passes through the conducting

More information

Gyrophone: Recognizing Speech From Gyroscope Signals

Gyrophone: Recognizing Speech From Gyroscope Signals Gyrophone: Recognizing Speech From Gyroscope Signals Yan Michalevsky Dan Boneh Computer Science Department Stanford University Abstract We show that the MEMS gyroscopes found on modern smart phones are

More information

Experiment 7: Bit Error Rate (BER) Measurement in the Noisy Channel

Experiment 7: Bit Error Rate (BER) Measurement in the Noisy Channel Experiment 7: Bit Error Rate (BER) Measurement in the Noisy Channel Modified Dr Peter Vial March 2011 from Emona TIMS experiment ACHIEVEMENTS: ability to set up a digital communications system over a noisy,

More information

The BBC micro:bit: What is it designed to do?

The BBC micro:bit: What is it designed to do? The BBC micro:bit: What is it designed to do? The BBC micro:bit is a very simple computer. A computer is a machine that accepts input, processes this according to stored instructions and then produces

More information

DIGITAL ELECTRONICS: LOGIC AND CLOCKS

DIGITAL ELECTRONICS: LOGIC AND CLOCKS DIGITL ELECTRONICS: LOGIC ND CLOCKS L 6 INTRO: INTRODUCTION TO DISCRETE DIGITL LOGIC, MEMORY, ND CLOCKS GOLS In this experiment, we will learn about the most basic elements of digital electronics, from

More information

Digital Audio Design Validation and Debugging Using PGY-I2C

Digital Audio Design Validation and Debugging Using PGY-I2C Digital Audio Design Validation and Debugging Using PGY-I2C Debug the toughest I 2 S challenges, from Protocol Layer to PHY Layer to Audio Content Introduction Today s digital systems from the Digital

More information

Noise Detector ND-1 Operating Manual

Noise Detector ND-1 Operating Manual Noise Detector ND-1 Operating Manual SPECTRADYNAMICS, INC 1849 Cherry St. Unit 2 Louisville, CO 80027 Phone: (303) 665-1852 Fax: (303) 604-6088 Table of Contents ND-1 Description...... 3 Safety and Preparation

More information

HU8550 SMART UHD TV 50" 55" 60" 65" 75" 85" SPEC SHEET PRODUCT HIGHLIGHTS. Ultra High Definition 4K (3840 x 2160) UHD Upscaling

HU8550 SMART UHD TV 50 55 60 65 75 85 SPEC SHEET PRODUCT HIGHLIGHTS. Ultra High Definition 4K (3840 x 2160) UHD Upscaling PRODUCT HIGHLIGHTS Ultra High Definition 4K (3840 x 2160) UHD Upscaling UHD 4K Standard Future Proof UHD Dimming Precision Black (Local Dimming) Smart TV sizes 50" 55" 60" 65" 75" 85" Experience real world

More information

16 Stage Bi-Directional LED Sequencer

16 Stage Bi-Directional LED Sequencer 16 Stage Bi-Directional LED Sequencer The bi-directional sequencer uses a 4 bit binary up/down counter (CD4516) and two "1 of 8 line decoders" (74HC138 or 74HCT138) to generate the popular "Night Rider"

More information

Hello and welcome to this presentation of the STM32L4 Analog-to-Digital Converter block. It will cover the main features of this block, which is used

Hello and welcome to this presentation of the STM32L4 Analog-to-Digital Converter block. It will cover the main features of this block, which is used Hello and welcome to this presentation of the STM32L4 Analog-to-Digital Converter block. It will cover the main features of this block, which is used to convert the external analog voltage-like sensor

More information

Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture No. # 29 Minimizing Switched Capacitance-III. (Refer

More information