HAWAII-1RG multiplexer readout
|
|
- Reynard Morton
- 5 years ago
- Views:
Transcription
1 HAWAII-RG multiplexer readout Preliminary results
2 HAWAI -RG data acquisition prototype To HRG bias Digital control Digital board Analog board Sf3 airtight Fisher connector (HRG pixel output) 2
3 Analog Electronic bloc diagram From HRG SF3 Fisher output mode Out7 2 output mode Out5 3 µa 3 µa Voltage reference - + AD797 AD Diff. input Diff. input Internal Gain=9.5 ADC 6 bits SPT8 Internal Gain=9.5 ADC 6 bits SPT8 clk (up to 5 MHz) Oe_out7 ADC data (6 bits) Oe_out5 To Digital board 3 µa AD797 Internal Gain=9.5 Ref Pixel - + Diff. input ADC 6 bits SPT8 Oe_ref 3
4 Digital electronic bloc diagram To HRG Digital control Connector To HRG Digital control Connector 2 Power supplies From analog board ADC data 6 ADC clk OE 3 FPGA ALTERA CYCLONE Bias generators FIFO RefSample RefColBuf Vreset Dsub Data bus (6 bits) Slow control Temp/2 DAC DAC DAC DAC ADC FPGA ALTERA CYCLONE 28K 32bits FIFO Mezzanine board 6Mo SDRAM Memory ETRAX Processor Linux MHz 4Mo Flash Memory RJ45 Ethernet Bias connector To HRG 4
5 Electronic KHz Analog input characteristics (@ KHz) ADC quantum Vref = 2.5 V q = 76.3µV Input range < V detector < 263 mv (@ gain=9.5) Equivalent noise ADC only lsb (G=9.5, q d ~ 8µV) (ADC only + digital average) => ~ 2.2 e - Equivalent noise with HRG cables (ADC + cables + HIROSE and HRG outputs simulated by voltage sources + digital average) (detector capacitance 4fF) 5 lsb (G=9.5) => ~ e - Equivalent noise with Reference substraction 2.2 lsb (G=9.5) => ~ 5 e - 5
6 Readout Setup Power supplies Vacuum proof Fisher connector HRG digital control HRG bias Ethernet Digital board With embbeded processor Hirose connector HRG MUX Kapton ribbon Interface board Analog and ADC board Analog output Metal box (simplified cryostat model) 6
7 Readout setup 7
8 Test room -Pressurized -Air filtered -ESD protected 8
9 Bias setup Vbiasgate = 2.4 V Vnbias =.833 V Vpbias = 2.32 V Vncasc =.77 V Vpcasc =.966 V Vbias_outbuf =.846 V Vbias_power = 3.29 V Refsample =.97 V RefCollBuf =.2 V Dsub = V Vreset = V Drain = V Celldrain = V T= room temperature (25 C) 9
10 Not default value Register setup HoriDirReg HINVDIR / Register setup HINVDIR HINVDIR2 HINVDIR3 / GainReg GAIN CAPEN VTESTEN HTESTEN OutputModeReg MODE MODE2 MODE6 WMOUTEN * Controlled by modectrl /2 OutputBufReg NormalModeReg SFENA VMODE SFENB HMODE NOFSA VINDIR NOSFB REFPIXEN HIGHOHM VEDGE REFMODE FASTBUF HEDGE REFVOLT NOFBUFA RSTEDGE REFROW / NOFBUFB GLOBAL WindowModeReg VMODWM HMODWM VDIRWM HDIRWM VEDGWM HEDGWM REDGWM GLOBWM MiscReg VWMEN HWMEN VRSTB HRSTB FASTEN SAMPCLK CLKMOD * in Window mode * Controlled by V / HRESETB *FASTENDPAD *SAMPLECLK VertStartReg VertStopReg HoriStartReg VertStopReg PowerDownReg OptionsReg PDREF PDCK PDREF PDCKWM PDREF2 IFCTRL * Set in window mode only * Set in window mode only * Set in window mode only * Set in window mode only PDREF3 DOEN PDBUF PDBUF PDBUF2 PDBUF3
11 Output Mode KHz buffered (B) 3µA OutputBufReg SFENB = Fast horizontal readout bus - + B A - + AD797 CTRL6 CTRL5 CTRL4 CTRL3 CTRL2 CTRL Slow horizontal readout bus Output Source follower DRAIN
12 output KHz Baremux only Out#7 Row profile Level gradient near the borders Mux default? 4 rows and columns of reference pixels 2
13 KHz window mode (size 3x3) Left top corner 3x3 Row profile The first reference pixel is always different From the 3 next ones 4 reference pixels 3
14 output KHz Row 64 Zoom on row 64 4
15 Separated reference KHz Reference pixel is sampled synchronously with the active area pixels Histogramme over 24x24 pixels Noise 4 µv 26 e- V=42 µv Level shift on last column pixels Zoom over 2 columns Zoom Problem of alternating level along the row Odd even effect? 5
16 Separated reference KHz Ref Pixel V ~ 4 µv Pixel change at falling edge HCLK 6
17 Separated reference KHz Ref Pixel V ~ 8 µv Power down level? HCLK Last pixel 7
18 Separated reference KHz window mode (size 24x24) Histogramme over a window of 24x24 pixels The problem of atlernating pixel does not exist in window mode! Noise 4 µv 26 e- (24 e- mux only) The last column problem is still present in window mode 8
19 Separated reference KHz window mode (size 24x24) Ref Pixel HCLK No problem of alternating pixel levels in window mode 9
20 Separated reference KHz window mode (size x) The last column problem is independant of the window size Out #7 window x Row profile Last pixel V=8 µv Histogramme over x window * 6525 V=8 µv Factor of consistent with Last column vs matrix size ratio 2
21 Separated reference KHz window mode (size x) First pixel() Last pixel() ~ no pixel level? No pixel level Ref Pixel HCLK 2
22 Row of reference KHz REFROW= Out#7 + REFROW active This pattern seems consistent with the 4 capicitors repeated along the row. But how it works exactly? Reference pixel and active area pixels seems to be mixed! 22
23 Row of reference KHz REFROW= in window mode (x) 23
24 Technical questions summary Separated reference pixel output Difference of behavior between normal and window mode Odd even effect in normal mode only Last column pixel in all mode? Noise µv ~ 26 e- (4fF pixel) is it correct? Pixel output Gradient near the borders We also noticed a spike at the beginning of each row. It disappears when we wait enought time (> ms) before starting reading pixel. How REFROW should be used? What is the expected output of a baremux (open ended inputs)? 24
25 Scheduled and prospects Test baremux in the K Warm test with Lyon s HRG (mid november) Cold test with Lyon s HRG We propose a new status report of the HRG test end november. Depending on these tests Plans for Michigan/Berkeley H2RG No San Diego available at Lyon (HAWAII) Present system can be duplicated (cost ~ 3 euros) Safety requirements for Michigan and Berkeley to accept shipping H2RG in such new conditions? 25
Readout techniques for drift and low frequency noise rejection in infrared arrays
Readout techniques for drift and low frequency noise rejection in infrared arrays European Southern Observatory Finger, G., Dorn, R.J, Hoffman, A.W., Mehrgan, H., Meyer, M., Moorwood, A.F.M., Stegmeier,
More informationV6118 EM MICROELECTRONIC - MARIN SA. 2, 4 and 8 Mutiplex LCD Driver
EM MICROELECTRONIC - MARIN SA 2, 4 and 8 Mutiplex LCD Driver Description The is a universal low multiplex LCD driver. The version 2 drives two ways multiplex (two blackplanes) LCD, the version 4, four
More informationCMS Conference Report
Available on CMS information server CMS CR 1997/017 CMS Conference Report 22 October 1997 Updated in 30 March 1998 Trigger synchronisation circuits in CMS J. Varela * 1, L. Berger 2, R. Nóbrega 3, A. Pierce
More informationFront End Electronics
CLAS12 Ring Imaging Cherenkov (RICH) Detector Mid-term Review Front End Electronics INFN - Ferrara Matteo Turisini 2015 October 13 th Overview Readout requirements Hardware design Electronics boards Integration
More informationTHE DIAGNOSTICS BACK END SYSTEM BASED ON THE IN HOUSE DEVELOPED A DA AND A D O BOARDS
THE DIAGNOSTICS BACK END SYSTEM BASED ON THE IN HOUSE DEVELOPED A DA AND A D O BOARDS A. O. Borga #, R. De Monte, M. Ferianis, L. Pavlovic, M. Predonzani, ELETTRA, Trieste, Italy Abstract Several diagnostic
More informationAI-1616L-LPE. Features. High-precision Analog input board (Low Profile size) for PCI Express AI-1616L-LPE 1. Ver.1.02 Ver.1.01
High-precision Analog input board (Low Profile size) for PCI Express AI-1616L-LPE This product is a multi-function, PCI Express bus-compliant interface board that incorporates high-precision 16-bit analog
More informationAnalog to Digital Conversion
Analog to Digital Conversion What the heck is analog to digital conversion? Why do we care? Analog to Digital Conversion What the heck is analog to digital conversion? Why do we care? A means to convert
More informationLecture 14: Computer Peripherals
Lecture 14: Computer Peripherals The last homework and lab for the course will involve using programmable logic to make interesting things happen on a computer monitor should be even more fun than the
More informationISC0904: 1k x 1k 18µm N-on-P ROIC. Specification January 13, 2012
ISC0904 1k x 1k 18µm N-on-P ROIC Specification January 13, 2012 This presentation contains content that is proprietary to FLIR Systems. Information is subject to change without notice. 1 Version 1.00 January
More informationPortable USB Potentiostat Low-Current Portable USB Potentiostat Extended Voltage USB Potentiostat
WaveNow USB Potentiostat / Galvanostat WaveNow / WaveNowXV Portable USB Potentiostat WaveNano Low-Current Portable USB Potentiostat Part Numbers Product Name WaveNow WaveNano WaveNowXV Description Portable
More informationComplete 14-Bit 30 MSPS CCD Signal Processor AD9824
a FEATURES 14-Bit 30 MSPS A/D Converter 30 MSPS Correlated Double Sampler (CDS) 4 db 6 db 6-Bit Pixel Gain Amplifier (PxGA ) 2 db to 36 db 10-Bit Variable Gain Amplifier (VGA) Low Noise Clamp Circuits
More informationLancelot. VGA video controller for the Altera Nios II processor. V4.0. December 16th, 2005
Lancelot VGA video controller for the Altera Nios II processor. V4.0 December 16th, 2005 http://www.microtronix.com 1. Description Lancelot is a VGA video controller for the Altera Nios (II) processor.
More informationAD16-64(LPCI)LA. Non-isolated high precision analog input board for Low Profile PCI AD16-64(LPCI)LA 1. Ver.1.01
Non-isolated high precision analog board for Low Profile PCI AD16-64(LPCI)LA * Specifications, color and design of the products are subject to change without notice. This product is a PCI bus compatible
More informationA Versatile Multichannel Digital Signal Processing Module for Microcalorimeter Arrays
A Versatile Multichannel Digital Signal Processing Module for Microcalorimeter Arrays H. Tan, J. W. Collins, M. Walby, W. Hennig, W. K. Warburton, P. Grudberg XIA LLC, 3157 Genstar Rd, Hayward, CA 94544,
More informationCDK3402/CDK bit, 100/150MSPS, Triple Video DACs
CDK3402/CDK3403 8-bit, 100/150MSPS, Triple Video DACs FEATURES n 8-bit resolution n 150 megapixels per second n ±0.2% linearity error n Sync and blank controls n 1.0V pp video into 37.5Ω or load n Internal
More informationPEP-II longitudinal feedback and the low groupdelay. Dmitry Teytelman
PEP-II longitudinal feedback and the low groupdelay woofer Dmitry Teytelman 1 Outline I. PEP-II longitudinal feedback and the woofer channel II. Low group-delay woofer topology III. Why do we need a separate
More informationStatus of readout electronic design in MOST1
Status of readout electronic design in MOST1 Na WANG, Ke WANG, Zhenan LIU, Jia TAO On behalf of the Trigger Group (IHEP) Mini-workshop for CEPC MOST silicon project,23 November,2017,Beijing Outline Introduction
More informationVGA Controller. Leif Andersen, Daniel Blakemore, Jon Parker University of Utah December 19, VGA Controller Components
VGA Controller Leif Andersen, Daniel Blakemore, Jon Parker University of Utah December 19, 2012 Fig. 1. VGA Controller Components 1 VGA Controller Leif Andersen, Daniel Blakemore, Jon Parker University
More informationAD9884A Evaluation Kit Documentation
a (centimeters) AD9884A Evaluation Kit Documentation Includes Documentation for: - AD9884A Evaluation Board - SXGA Panel Driver Board Rev 0 1/4/2000 Evaluation Board Documentation For the AD9884A Purpose
More informationEECS150 - Digital Design Lecture 12 - Video Interfacing. Recap and Outline
EECS150 - Digital Design Lecture 12 - Video Interfacing Oct. 8, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy of Prof. John
More informationMimosa32: Tower CIS October 2011 submission: 4 Metal, MiM Capacitor, Quadruple Well (deep-n and deep-p wells), HR epi
3.3 Discri-per-pix 80x25 array 16x80 µm JTAG structure SPAD Mimosa32: Tower CIS October 2011 submission: 4 Metal, MiM Capacitor, Quadruple Well (deep-n and deep-p wells), HR epi - Overall chip dimension:
More informationLOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES. Masum Hossain University of Alberta
LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES Masum Hossain University of Alberta 0 Outline Why ADC-Based receiver? Challenges in ADC-based receiver ADC-DSP based Receiver Reducing impact of Quantization
More informationSpecifications for Thermopilearrays HTPA8x8, HTPA16x16 and HTPA32x31 Rev.6: Fg
Principal Schematic for HTPA16x16: - 1 - Pin Assignment in TO8 for 8x8: Connect all reference voltages via 100 nf capacitors to VSS. Pin Assignment 8x8 Pin Name Description Type 1 VSS Negative power supply
More informationFE-I4B wafer probing. ATLAS IBL General Meeting February David-Leon Pohl, Malte Backhaus, Marlon Barbero, Jörn Große-Knetter.
FE-I4B wafer probing ATLAS IBL General Meeting February 15-17 2012 1 of 16 FE-I4A wafer probing summary 20 FE-I4A wafers fully probed (80% Bonn, 20% Berkeley) 2 unprobed wafers for diced chips 4 at Aptasic
More informationLAUREL ELECTRONICS, INC.
LAUREL ELECTRONICS, INC. Laureate Digital Panel Meter for Process, Strain & Potentiometer Follower Signals Features Selectable ±0.2, ±2, ±20, ±200, ±300 & ±600 Vdc voltage ranges Selectable ±2, ±20, ±200
More informationIntroduction to Mechatronics. Fall Instructor: Professor Charles Ume. Analog to Digital Converter
ME6405 Introduction to Mechatronics Fall 2006 Instructor: Professor Charles Ume Analog to Digital Converter Analog and Digital Signals Analog signals have infinite states available mercury thermometer
More informationCOPYRIGHT 2011 AXON DIGITAL DESIGN BV ALL RIGHTS RESERVED
GFS-HFS-SFS100/110 3Gb/s, HD, SD frame synchronizer with optional audio shuffler A Synapse product COPYRIGHT 2011 AXON DIGITAL DESIGN BV ALL RIGHTS RESERVED NO PART OF THIS DOCUMENT MAY BE REPRODUCED IN
More informationFront End Electronics
CLAS12 Ring Imaging Cherenkov (RICH) Detector Mid-term Review Front End Electronics INFN - Ferrara Matteo Turisini 2015 October 13 th Overview Readout requirements Hardware design Electronics boards Integration
More informationPCI-DAS6034, PCI-DAS6035, and PCI-DAS6036
PCI-DAS6034, PCI-DAS6035, and PCI-DAS6036 Specifications Document Revision 1.2, February, 2010 Copyright 2010, Measurement Computing Corporation Typical for 25 C unless otherwise specified. Specifications
More informationKey Features and functions. General Description
Technical Specification Summary Frequency Range 470 862MHz Typ. Gain 56 db P1dB 1400 W Typ. Efficiency >40 % @ 1dBcp Analogue TV 2400 Wps Temperature Range 0 to +45C DVB 290 Wrms Max VSWR 3:1 DTV 500 Wrms
More informationINF4420 Project Spring Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC)
INF4420 Project Spring 2011 Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC) 1. Introduction Data converters are one of the fundamental building blocks in integrated circuit design.
More information3G HDSDI interface board for SONY FCB HD cameras. Technical manual
3G HDSDI interface board for SONY FCB HD cameras Technical manual Revision History Date Modifications Pages Oct, 9th, 2013 Original All 1 Board description This board provides a 3G HDSDI output for FCB
More informationEECS 373 Design of Microprocessor-Based Systems
EECS 373 Design of Microprocessor-Based Systems A day of Misc. Topics Mark Brehob University of Michigan Lecture 12: Finish up Analog and Digital converters Finish design rules Quick discussion of MMIO
More informationFrom Synchronous to Asynchronous Design
by Gerrit Muller Buskerud University College e-mail: gaudisite@gmail.com www.gaudisite.nl Abstract The most simple real time programming paradigm is a synchronous loop. This is an effective approach for
More informationWaveDriver 20 Potentiostat/Galvanostat System
WaveDriver 20 Potentiostat / Galvanostat WaveDriver 20 Potentiostat/Galvanostat System Electrode Connections Cell Port Reference Electrode Counter Electrode First Working Electrode Second Working Electrode
More information4 MHz Lock-In Amplifier
4 MHz Lock-In Amplifier SR865A 4 MHz dual phase lock-in amplifier SR865A 4 MHz Lock-In Amplifier 1 mhz to 4 MHz frequency range Low-noise current and voltage inputs Touchscreen data display - large numeric
More information3 V/5 V, 450 μa 16-Bit, Sigma-Delta ADC AD7715
3 V/5 V, 450 μa 16-Bit, Sigma-Delta ADC AD7715 FEATURES Charge-balancing ADC 16-bits no missing codes 0.0015% nonlinearity Programmable gain front end Gains of 1, 2, 32 and 128 Differential input capability
More informationLab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts)
Nate Pihlstrom, npihlstr@uccs.edu Lab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts) Objective The objective of lab assignments 5 through 9 are to systematically design and implement
More informationA MISSILE INSTRUMENTATION ENCODER
A MISSILE INSTRUMENTATION ENCODER Item Type text; Proceedings Authors CONN, RAYMOND; BREEDLOVE, PHILLIP Publisher International Foundation for Telemetering Journal International Telemetering Conference
More informationMonolithic Thin Pixel Upgrade Testing Update. Gary S. Varner, Marlon Barbero and Fang Fang UH Belle Meeting, April 16 th 2004
Monolithic Thin Pixel Upgrade Testing Update Gary S. Varner, Marlon Barbero and Fang Fang UH Belle Meeting, April 16 th 2004 Basic Technology: Standard CMOS CMOS Camera Because of large Capacitance, need
More informationEECS150 - Digital Design Lecture 12 Project Description, Part 2
EECS150 - Digital Design Lecture 12 Project Description, Part 2 February 27, 2003 John Wawrzynek/Sandro Pintz Spring 2003 EECS150 lec12-proj2 Page 1 Linux Command Server network VidFX Video Effects Processor
More informationShad-o-Box X-Ray Camera Hardware Manual
Shad-o-Box X-Ray Camera Hardware Manual P/N 1015 Rev. 08 Shad-o-Box, RadEye and ShadoCam are trademarks of Rad-icon Imaging Corp. All other brand and product names are trademarks or registered trademarks
More informationA Low-Power 0.7-V H p Video Decoder
A Low-Power 0.7-V H.264 720p Video Decoder D. Finchelstein, V. Sze, M.E. Sinangil, Y. Koken, A.P. Chandrakasan A-SSCC 2008 Outline Motivation for low-power video decoders Low-power techniques pipelining
More informationNational Park Service Photo. Utah 400 Series 1. Digital Routing Switcher.
National Park Service Photo Utah 400 Series 1 Digital Routing Switcher Utah Scientific has been involved in the design and manufacture of routing switchers for audio and video signals for over thirty years.
More informationDT3162. Ideal Applications Machine Vision Medical Imaging/Diagnostics Scientific Imaging
Compatible Windows Software GLOBAL LAB Image/2 DT Vision Foundry DT3162 Variable-Scan Monochrome Frame Grabber for the PCI Bus Key Features High-speed acquisition up to 40 MHz pixel acquire rate allows
More informationDoc: page 1 of 5
VmodTFT Reference Manual Revision: November 11, 2011 Note: This document applies to REV C of the board. 1300 NE Henley Court, Suite 3 Pullman, WA 99163 (509) 334 6306 Voice (509) 334 6300 Fax Overview
More informationA FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1
A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1 J. M. Bussat 1, G. Bohner 1, O. Rossetto 2, D. Dzahini 2, J. Lecoq 1, J. Pouxe 2, J. Colas 1, (1) L. A. P. P. Annecy-le-vieux, France (2) I. S. N. Grenoble,
More informationSérgio Rodrigo Marques
Sérgio Rodrigo Marques (on behalf of the beam diagnostics group) sergio@lnls.br Outline Introduction Stability Requirements General System Requirements FOFB Strategy Hardware Overview Performance Tests:
More informationThe Readout Architecture of the ATLAS Pixel System
The Readout Architecture of the ATLAS Pixel System Roberto Beccherle / INFN - Genova E-mail: Roberto.Beccherle@ge.infn.it Copy of This Talk: http://www.ge.infn.it/atlas/electronics/home.html R. Beccherle
More informationADVANCE INFORMATION TC PIXEL CCD IMAGE SENSOR. description
Very High-Resolution, 1/3-in Solid-State Image Sensor for NTSC Color Applications 340,000 Pixels per Field Frame Memory 658 (H) 496 (V) Active Elements in Image-Sensing Area Compatible With Electronic
More informationGALILEO Timing Receiver
GALILEO Timing Receiver The Space Technology GALILEO Timing Receiver is a triple carrier single channel high tracking performances Navigation receiver, specialized for Time and Frequency transfer application.
More informationPART. Maxim Integrated Products 1
9-646; Rev 0; /00 General Description The MAX94 evaluation kit (EV kit) is assembled with a MAX94 and the basic components necessary to evaluate the -bit analog-to-digital converter (ADC). Connectors for
More informationAN-605 APPLICATION NOTE
a AN-605 APPLICAION NOE One echnology Way P.O. Box 906 Norwood, MA 006-906 el: 7/39-4700 Fax: 7/36-703 www.analog.com Synchronizing Multiple AD95 DDS-Based Synthesizers by David Brandon INRODUCION Many
More informationEmbedded System Design
Embedded System Design Stephen A. Edwards Columbia University Spring 2013 Spot the Computer Embedded Systems: Ubiquitous Computers iphone Laser Keyboard Nikon D300 Video Watch GPS Playstation 3 PC Keyboard
More informationPACS. Dark Current of Ge:Ga detectors from FM-ILT. J. Schreiber 1, U. Klaas 1, H. Dannerbauer 1, M. Nielbock 1, J. Bouwman 1.
PACS Test Analysis Report FM-ILT Page 1 Dark Current of Ge:Ga detectors from FM-ILT J. Schreiber 1, U. Klaas 1, H. Dannerbauer 1, M. Nielbock 1, J. Bouwman 1 1 Max-Planck-Institut für Astronomie, Königstuhl
More informationBias, Auto-Bias And getting the most from Your Trifid Camera.
Bias, Auto-Bias And getting the most from Your Trifid Camera. The imaging chip of the Trifid Camera is read out, one well at a time, by a 16-bit Analog to Digital Converter (ADC). Because it has 16-bits
More informationConverters: Analogue to Digital
Converters: Analogue to Digital Presented by: Dr. Walid Ghoneim References: Process Control Instrumentation Technology, Curtis Johnson Op Amps Design, Operation and Troubleshooting. David Terrell 1 - ADC
More informationAnalog Input & Output
EEL 4744C: Microprocessor Applications Lecture 10 Part 1 Analog Input & Output Dr. Tao Li 1 Read Assignment M&M: Chapter 11 Dr. Tao Li 2 To process continuous signals as functions of time Advantages free
More informationC8491 C8000 1/17. digital audio modular processing system. 3G/HD/SD-SDI DSP 4/8/16 audio channels. features. block diagram
features 4 / 8 / 16 channel LevelMagic2 SDI-DSP with level or loudness (ITU-BS.1770-1/ ITU-BS.1770-2, EBU R128) control 16 channel 3G/HD/SD-SDI de-embedder 16 in 16 de-embedder matrix 16 channel 3G/HD/SD-SDI
More informationIntersil Digital Video Products
Intersil Digital Video Products The Industry s Only DVI / HDMI MUXes with CDRs for Jitter Removal Anybody s TMDS mux/equalizer can restore some of the signal quality lost in long cables with a bit of equalization,
More informationLarge Area, High Speed Photo-detectors Readout
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun Tang +, Gary Varner ++, and Henry Frisch + + University
More informationTutorial on Technical and Performance Benefits of AD719x Family
The World Leader in High Performance Signal Processing Solutions Tutorial on Technical and Performance Benefits of AD719x Family AD7190, AD7191, AD7192, AD7193, AD7194, AD7195 This slide set focuses on
More informationApplication Note 20D45X Family
IMAGING SOLUTIONS INC. Original Equipment Manufacturer Application Note 20D45X Family Prior to Using This Document: Videology reserves the right to modify the information in this document as necessary
More informationFPGA Laboratory Assignment 4. Due Date: 06/11/2012
FPGA Laboratory Assignment 4 Due Date: 06/11/2012 Aim The purpose of this lab is to help you understanding the fundamentals of designing and testing memory-based processing systems. In this lab, you will
More informationarxiv: v3 [astro-ph.im] 2 Nov 2011
Preprint typeset in JINST style - HYPER VERSION Data acquisition electronics and reconstruction software for real time 3D track reconstruction within the MIMAC project arxiv:1110.4348v3 [astro-ph.im] 2
More informationLog-detector. Sweeper setup using oscilloscope as XY display
2002/9/4 Version 1.2 XYdisp user manual. 1. Introduction. The XYdisp program is a tool for using an old DOS PC or laptop as XY display to show response curves measured by a sweeper log-detector combination.
More informationPaul Rubinov Fermilab Front End Electronics. May 2006 Perugia, Italy
Minerva Electronics and the Trip-T Paul Rubinov Fermilab Front End Electronics May 2006 Perugia, Italy 1 Outline Minerva Electronics and the TriP-t Minerva TriP-t The concept for Minerva Overview and status
More informationWaveNow USB Potentiostat / Galvanostat
WaveNow USB Potentiostat / Galvanostat Detailed Description Pine Research Instrumentation is pleased to introduce our new line of portable USB potentiostats. Our WaveNow Potentiostat systems break with
More informationEN2911X: Reconfigurable Computing Topic 01: Programmable Logic. Prof. Sherief Reda School of Engineering, Brown University Fall 2014
EN2911X: Reconfigurable Computing Topic 01: Programmable Logic Prof. Sherief Reda School of Engineering, Brown University Fall 2014 1 Contents 1. Architecture of modern FPGAs Programmable interconnect
More informationTHE WaveDAQ SYSTEM FOR THE MEG II UPGRADE
Stefan Ritt, Paul Scherrer Institute, Switzerland Luca Galli, Fabio Morsani, Donato Nicolò, INFN Pisa, Italy THE WaveDAQ SYSTEM FOR THE MEG II UPGRADE DRS4 Chip 0.2-2 ns Inverter Domino ring chain IN Clock
More informationMSO-28 Oscilloscope, Logic Analyzer, Spectrum Analyzer
Link Instruments Innovative Test & Measurement solutions since 1986 Store Support Oscilloscopes Logic Analyzers Pattern Generators Accessories MSO-28 Oscilloscope, Logic Analyzer, Spectrum Analyzer $ The
More information1 Digital BPM Systems for Hadron Accelerators
Digital BPM Systems for Hadron Accelerators Proton Synchrotron 26 GeV 200 m diameter 40 ES BPMs Built in 1959 Booster TT70 East hall CB Trajectory measurement: System architecture Inputs Principles of
More informationThe Alice Silicon Pixel Detector (SPD) Peter Chochula for the Alice Pixel Collaboration
The Alice Silicon Pixel Detector (SPD) Peter Chochula for the Alice Pixel Collaboration The Alice Pixel Detector R 1 =3.9 cm R 2 =7.6 cm Main Physics Goal Heavy Flavour Physics D 0 K π+ 15 days Pb-Pb data
More informationANALOG TO VGA VIDEO INTERFACE GREGORY M. REDMAN. A technical report submitted to the Graduate School. In partial fulfillment of the requirements
ANALOG TO VGA VIDEO INTERFACE BY GREGORY M. REDMAN A technical report submitted to the Graduate School In partial fulfillment of the requirements for the degree Master of Sciences, Engineering Specialization
More informationData Converter Overview: DACs and ADCs. Dr. Paul Hasler and Dr. Philip Allen
Data Converter Overview: DACs and ADCs Dr. Paul Hasler and Dr. Philip Allen The need for Data Converters ANALOG SIGNAL (Speech, Images, Sensors, Radar, etc.) PRE-PROCESSING (Filtering and analog to digital
More information4-Channel, 4.8 khz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA AD7193
Data Sheet 4-Channel, 4.8 khz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA FEATURES Fast settling filter option 4 differential/8 pseudo differential input channels RMS noise: 11 nv @ 4.7 Hz (gain =
More informationWhat to look for when choosing an oscilloscope
What to look for when choosing an oscilloscope Alan Tong (Pico Technology Ltd.) Introduction For many engineers, choosing a new oscilloscope can be daunting there are hundreds of different models to choose
More informationPlease feel free to download the Demo application software from analogarts.com to help you follow this seminar.
Hello, welcome to Analog Arts spectrum analyzer tutorial. Please feel free to download the Demo application software from analogarts.com to help you follow this seminar. For this presentation, we use a
More informationDEPFET Active Pixel Sensors for the ILC
DEPFET Active Pixel Sensors for the ILC Laci Andricek for the DEPFET Collaboration (www.depfet.org) The DEPFET ILC VTX Project steering chips Switcher thinning technology Simulation sensor development
More informationVHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress
VHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress Nor Zaidi Haron Ayer Keroh +606-5552086 zaidi@utem.edu.my Masrullizam Mat Ibrahim Ayer Keroh +606-5552081 masrullizam@utem.edu.my
More informationThe ATLAS Pixel Chip FEI in 0.25µm Technology
The ATLAS Pixel Chip FEI in 0.25µm Technology Peter Fischer, Universität Bonn (for Ivan Peric) for the ATLAS pixel collaboration The ATLAS Pixel Chip FEI Short Introduction to ATLAS Pixel mechanics, modules
More informationPCI-DAS6052 Analog and Digital I/O. User's Guide
PCI-DAS6052 Analog and Digital I/O User's Guide Document Revision 7A December 2012 Copyright 2012 Trademark and Copyright Information Measurement Computing Corporation, InstaCal, Universal Library, and
More informationDT9857E. Key Features: Dynamic Signal Analyzer for Sound and Vibration Analysis Expandable to 64 Channels
DT9857E Dynamic Signal Analyzer for Sound and Vibration Analysis Expandable to 64 Channels The DT9857E is a high accuracy dynamic signal acquisition module for noise, vibration, and acoustic measurements
More informationAnalog-to-Digital Conversion
ADC-DAC ผศ.ดร. ส ร นทร ก ตต ธรก ล และ อ.สรย ทธ กลมกล อม ภาคว ชาว ศวกรรมคอมพ วเตอร คณะว ศวกรรมศาสตร สถาบ นเทคโนโลย พระจอมเกล าเจ าค ณทหารลาดกระบ ง Computer Interfacing, KMITL ADC-DAC 1 Analog-to-Digital
More informationOperators Manual For. PI-3105 Multi-Channel Data Acquisition System. PI-Controller Software
Operators Manual For PI-3105 Multi-Channel Data Acquisition System and PI-Controller Software November 2015 Copyright Pulse Instruments 2003-2015 1234 Francisco Street Torrance, California 90502 310-515-5330
More informationModel 7330 Signal Source Analyzer Dedicated Phase Noise Test System V1.02
Model 7330 Signal Source Analyzer Dedicated Phase Noise Test System V1.02 A fully integrated high-performance cross-correlation signal source analyzer from 5 MHz to 33+ GHz Key Features Complete broadband
More informationAdvanced Training Course on FPGA Design and VHDL for Hardware Simulation and Synthesis. 26 October - 20 November, 2009
2065-28 Advanced Training Course on FPGA Design and VHDL for Hardware Simulation and Synthesis 26 October - 20 November, 2009 Starting to make an FPGA Project Alexander Kluge PH ESE FE Division CERN 385,
More informationA High-Speed CMOS Image Sensor with Column-Parallel Single Capacitor CDSs and Single-slope ADCs
A High-Speed CMOS Image Sensor with Column-Parallel Single Capacitor CDSs and Single-slope ADCs LI Quanliang, SHI Cong, and WU Nanjian (The State Key Laboratory for Superlattices and Microstructures, Institute
More informationAI-1204Z-PCI. Features. 10MSPS, 12-bit Analog Input Board for PCI AI-1204Z-PCI 1. Ver.1.04
10MSPS, 12-bit Analog Board for PCI AI-1204Z-PCI * Specifications, color and design of the products are subject to change without notice. This product is a PCI bus-compliant interface board that expands
More information4.9 BEAM BLANKING AND PULSING OPTIONS
4.9 BEAM BLANKING AND PULSING OPTIONS Beam Blanker BNC DESCRIPTION OF BLANKER CONTROLS Beam Blanker assembly Electron Gun Controls Blanker BNC: An input BNC on one of the 1⅓ CF flanges on the Flange Multiplexer
More informationOperation Manual DCT-9
DCT-9 Universal Digital / Analog Audio Converter Operation Manual DCT-9 Safety Precautions Please read all instructions before attempting to unpack or install or operate this equipment, and before connecting
More informationSUBSYSTEMS FOR DATA ACQUISITION #39. Analog-to-Digital Converter (ADC) Function Card
SUBSYSTEMS FOR DATA ACQUISITION #39 Analog-to-Digital Converter (ADC) Function Card Project Scope Design an ADC function card for an IEEE 488 interface box built by Dr. Robert Kolbas. ADC card will add
More informationPICOSECOND TIMING USING FAST ANALOG SAMPLING
PICOSECOND TIMING USING FAST ANALOG SAMPLING H. Frisch, J-F Genat, F. Tang, EFI Chicago, Tuesday 6 th Nov 2007 INTRODUCTION In the context of picosecond timing, analog detector pulse sampling in the 10
More informationADC Peripheral in Microcontrollers. Petr Cesak, Jan Fischer, Jaroslav Roztocil
ADC Peripheral in s Petr Cesak, Jan Fischer, Jaroslav Roztocil Czech Technical University in Prague, Faculty of Electrical Engineering Technicka 2, CZ-16627 Prague 6, Czech Republic Phone: +420-224 352
More informationQuadruple, 2:1, Mux Amplifiers for Standard-Definition and VGA Signals
9-4457; Rev ; 2/9 Quadruple, 2:, Mux Amplifiers for General Description The MAX954/MAX9542 are quadruple-channel, 2: video mux amplifiers with input sync tip clamps. These devices select between two video
More informationThe ATLAS Tile Calorimeter, its performance with pp collisions and its upgrades for high luminosity LHC
The ATLAS Tile Calorimeter, its performance with pp collisions and its upgrades for high luminosity LHC Tomas Davidek (Charles University), on behalf of the ATLAS Collaboration Tile Calorimeter Sampling
More informationTechnology Scaling Issues of an I DDQ Built-In Current Sensor
Technology Scaling Issues of an I DDQ Built-In Current Sensor Bin Xue, D. M. H. Walker Dept. of Computer Science Texas A&M University College Station TX 77843-3112 Tel: (979) 862-4387 Email: {binxue, walker}@cs.tamu.edu
More informationLiquid Xenon Scintillation Detector with UV-SiPM Readout for MEG Upgrade
Liquid Xenon Scintillation Detector with UV-SiPM Readout for MEG Upgrade W. Ootani on behalf of MEG collaboration (ICEPP, Univ. of Tokyo) 13th Topical Seminar on Innovative Particle and Radiation Detectors
More informationReading an Image using CMOS Linear Image Sensor. S.R.Shinthu 1, P.Maheswari 2, C.S.Manikandababu 3. 1 Introduction. A.
International Journal of Inventions in Computer Science and Engineering, Volume 2 Issue 4 April 2015 Reading an Image using CMOS Linear Image Sensor S.R.Shinthu 1, P.Maheswari 2, C.S.Manikandababu 3 1,2
More informationAn FPGA Based Solution for Testing Legacy Video Displays
An FPGA Based Solution for Testing Legacy Video Displays Dale Johnson Geotest Marvin Test Systems Abstract The need to support discrete transistor-based electronics, TTL, CMOS and other technologies developed
More information