II. ANALYSIS I. INTRODUCTION
|
|
- Jasmine Hudson
- 5 years ago
- Views:
Transcription
1 Characterizing Dynamic and Leakage Power Behavior in Flip-Flops R. Ramanarayanan, N. Vijaykrishnan and M. J. Irwin Dept. of Computer Science and Engineering Pennsylvania State University, PA 1682 Abstract This paper presents a detailed analysis of power consumption in a variety of flip-flop designs including scannable latches. The analysis was performed by implementing and simulating the different designs using 7nm, 1V CMOS technology. First, we perform a detailed characterization of the dynamic power consumption due to output transitions and that due to clock and data transitions when there is no output transition. Further, we also characterize the leakage behavior of each of the flip-flop designs and specifically, characterize the input dependence of leakage. Index Terms Flip-flops, Power characterization, Leakage power. I. INTRODUCTION OWER and performance analysis of flip-flops have Palways been critical due to its applications in data path designs. With rapid technology scaling, it is important to have a better insight into the power consumption especially that due to leakage current. This analysis will be useful for data path power analysis, as the flip-flops constitute an important component in current pipelined architectures. Further, benefits of leakage management techniques such as input vector control [8] can be accurately modeled by accounting for the variation in leakage in the flip-flops due to the input state. In this paper, we present a detailed analysis of the dynamic and leakage power consumption in different styles of flip-flops designed in 7nm, 1V supply voltage CMOS process. The designs evaluated encompass three widely used design styles: master-slave, pulse-triggered and sense-amplifier based flip-flops. In the sense-amplifier based designs, we further consider two different variations, one with a scan element and another without a scan element. This variation is considered as scan mechanisms are being employed increasingly for supporting testability of designs. In addition to power consumption, we also evaluate important timing metrics for each of the flip-flop designs. Earlier works on flip-flops focussed on characterizing them in terms of energy and energy-delay products during various transitions and presented some power-performance trade-off [1], [2]. Here, the focus is mainly on the characterizing the dynamic power consumption when the output changes and when the output remains the same but the clock or data change. Also, our work performs a detailed characterization of leakage power that is becoming very important in sub-nm regimes. II. ANALYSIS A. Timing Metrics The timing parameters considered in this work includes the basic flip-flop parameters, the clock-to-output propagation delay, setup time and hold time. The clock-to-output delay is the delay measured from the active edge of the clock to the output. The setup and hold times are the minimum time for which that data is to be kept high before and after clock transition. In all our designs except one, the clock period is 1ns. For the semidynamic flip-flop, which turned out to be very slow, a clock period of 2.2 ns is used. B. Power Metrics The power metric used here is the average power consumed over a constant time interval for various input states and transitions. We measure four types of power consumption: the transition power, the clock power, the data power and the leakage power. The transition power is defined as the power consumed by the flip-flop when there is an output transition. The clock and data powers are measured (for the entire flip-flop) during the respective transitions when the other signals (including the output transition) remain steady. The leakage power is consumed immaterial of whether there is a transition or not. Further, leakage power is state dependent where it is different for different states of the clock, data and output. This state dependency is characterized by finding the percentage difference between the maximum and minimum leakage states. III. FLIP-FLOP DESIGNS A. Master-Slave Latch pairs The master-slave flip-flops are designed as a latch pair, where one is transparent high while the other is transparent low. The transmission gate flip-flop (TGFF)[1], [2], [3], derived from the PowerPC63, is one of the fastest and low-power consuming flip-flop designs. Here, for a clock period of 1ns, the setup and hold time are found to be both
2 .1 ns. The worst-case propagation delay is.299 ns. The clock power consumed is very close to transition power. Further, we observe that the state dependency of the leakage power results in a 7% difference between the minimum and maximum leakage states, which is quite significant. Thus, when flip-flops are not used, it is necessary to not only gate their clock for reducing dynamic power but also to set their inputs to a low-leakage state. s Table 1. Power Characterization of TGFF (N/A means not applicable) Q --> 1 N/A Q 1 --> N/A D --> 1 C = D 1 --> C = D --> 1 C = D 1 --> C = C --> 1 D = N/A C 1 --> D = C --> 1 D = N/A C 1 --> D = C =, D =.97.8 C = 1, D = C = 1, D = C =, D = The double edge triggered flip-flop (DETFF) is designed using two TGFF blocks, one active at the positive edges and the other active at the negative edges of the clock. Thus, the timing parameters are similar to that of the previous design. But due to increased number of transistors used, area becomes twice as much as the TGFF. Further more, as can be seen from the results, there is an increase in the power consumption when compared to the TGFF. The power consumption per clock cycle effectively increases by more than twice. But the clock frequency can be suitably reduced to achieve greater power efficiency for similar performance [4]. This design is found to have the maximum data power with the leakage power having state dependency of around 81%. The C 2 MOS [1] flip-flop comes under the category of pseudo-static master-slave flip-flops. These designs, originally dynamic are converted to be pseudo-static by adding a feedback loop at the end of the master and slave. They work in a way similar to the keeper circuits in dynamic logic by just keeping the previous output value when the respective latch is in hold mode. The setup and hold time are found to be.1 and.2 ns respectively while the worst case propagation delay is.146 ns. Here the transition and leakage power are quite less when compared to the other designs considered in this work, but this design has a comparatively high data and clock power. One of the reasons is due to the large number of clocked transistors in this design. The state dependency of the leakage power here is quite less, with percentage difference found to be around 43%. Table 2. Power Characterization of DETFF Q --> 1 N/A Q 1 --> N/A D --> 1 C = D 1 --> C = D --> 1 C = D 1 --> C = C --> 1 D = N/A C 1 --> D = N/A C --> 1 D = N/A C 1 --> D = N/A C =, D = C = 1, D = C = 1, D = C =, D = Table 3. Power Characterization of C 2 MOSFF Q --> 1 N/A Q 1 --> N/A D --> 1 C = D 1 --> C = D --> 1 C = D 1 --> C = C --> 1 D = C 1 --> D = N/A C --> 1 D = C 1 --> D = N/A C =, D = C = 1, D = C = 1, D = C =, D = B. Pulse-Triggered Flip-Flops Pulse-triggered flip-flops generate pulses during the active edge of the clock, which in turn would result in a
3 transition at the output. This technique makes the flip-flop switch faster, but with the cost of having more power dissipation due to the glitches in the output and the internal signals. This is the case especially with the hybrid latch flip-flop (HLFF) [1], [2], [5], which has very low propagation delay, setup and hold time. The setup time is found to be and the hold time is.2 ns with the worstcase propagation delay of.9 ns. As expected the transition power consumption is very high. The clock power here is sometimes greater than the transition power, especially when the data line is one. This may be due to the spurious transitions at the internal nodes caused by the clock. A relatively low leakage power may be attributed to the large number of stacked transistors in this design. But the state dependency of leakage power is found to be high with the percentage difference being 98%. Table 4. Power Characterization of HLFF Q --> 1 N/A Q 1 --> N/A D --> 1 C = D 1 --> C = D --> 1 C = D 1 --> C = C --> 1 D = N/A C 1 --> D = C --> 1 D = N/A C 1 --> D = C =, D = C = 1, D = C = 1, D =.5.49 C =, D = The semi-dynamic flip-flop (SDFF)[1], [2], [6] is another such design, which works by triggering a pulse at the internal node. This flip-flop is transparent during time window determined by the delay through two inverters and a NAND gate. However, this feature causes a Static-one- Hazard [6] at the output when both D and C are ones, which is a major problem of this topology. This also results in unnecessary additional power consumption. Thus, this flip-flop has the maximum transition power among all designs considered. The setup time again is while the hold time is.1 ns. But the worst-case propagation delay is around.98 ns. Thus the minimum driving clock had to be 2.2 ns. C. Sense-Amplifier based Flip-flops and Scannable latches The sense-amplifier based flip-flops (SAFF) [2], used in the StrongArm are evaluated here. The advantage of using such flip-flops are that they are highly sensitive to input transition. The SR latch made of NAND gates at the output stage is the major bottleneck in terms of both power and performance. This design has a propagation delay of.593ns. It's setup and hold times are similar to that of the HLFF. Further, this design consumes the least transition and leakage power when compared to the other designs considered here. Table 5. Power Characterization of SDFF Q --> 1 N/A Q 1 --> N/A D --> 1 C = D 1 --> C = D --> 1 C = D 1 --> C = C --> 1 D = N/A 18.9 C 1 --> D = C --> 1 D = N/A C 1 --> D = C =, D = C = 1, D = C = 1, D = C =, D = Table 6. Power Characterization of SAFF Q --> 1 N/A Q 1 --> N/A D --> 1 C = D 1 --> C = D --> 1 C = D 1 --> C = C --> 1 D = N/A C 1 --> D = C --> 1 D = N/A C 1 --> D = C =, D = C = 1, D = C = 1, D = C =, D = The output SR stage of the SAFF can be suitably modified to get improved performance [1]. This modified
4 design is implemented in the two scannable designs [6] that are used here. Due to the popularity of the scannable designs, it is important to analyze them. The modified sense-amplifier flip-flops can offer additional power reduction while also incorporating scan elements. The edge-triggered scannable SA latch (ETSA) [6] has very low power overhead due to the scan element. These flip-flops operate in two different modes. The normal mode in which it acts as an ordinary flip-flop and the scan mode in which it acts like a scanable latch which is used for testing purposes. This design has a propagation delay of.366ns. Further, this design is found have the least data and clock power while the state dependency of leakage power is maximum at 2%. Table 7. Power Characterization of ETSA Q --> 1 N/A Q 1 --> N/A D --> 1 C = D 1 --> C = D --> 1 C = D 1 --> C = C --> 1 D = N/A C 1 --> D = C --> 1 D = N/A C 1 --> D = C =, D =.15.8 C = 1, D = C = 1, D =.53.5 C =, D = The level sensitive scannable device SA Latch (LSSDSA) [6] is another approach to incorporate the scan element. The advantage here is that it is race free and more robust. But due to the increased number of clocks, the complexity increases and so does the power. This design also has similar timing characteristics as the SAFF with the worst-case propagation delay of.168ns and maximum clock and leakage power consumption among all designs considered. IV. COMPARISON A detailed study of the performance and power has been presented for each design. The transition power of all the designs is compared here (Figure 1.). It is found that the Semi dynamic flip-flop has the maximum power consumption due to the glitches produced internally during transition. The HLFF and LSSDSA latches follow it closely. The SAFF is found to have the least transition power consumption followed by ETSA latch. Table 8. Power Characterization of LSSDSA Q --> 1 N/A Q 1 --> N/A D --> 1 C = D 1 --> C = D --> 1 C = D 1 --> C = C --> 1 D = N/A C 1 --> D = C --> 1 D = N/A C 1 --> D = C =, D = C = 1, D = C = 1, D = C =, D = Power (micro W) Figure Comparison of Transition Power Type of flip-flop Apart from the transition power, the data and the clock power are also analyzed here. The data power (Figure 2.) is generally higher in master slave flip-flops than in the pulse-triggered and the sense-amplifier based designs. The DETFF consumes the maximum, while the ETSA consumes the minimum data power. The clock power (Figure 3.) is dependent mainly on the number of clocked transistors and how they affect the signal and few other factors. It is clearly seen that the level sensitive scannable latch consumes the maximum clock power while the edge-triggered, the least. Clock gating can provide significant gains for designs with high clock power.
5 The analysis of leakage power (Figure 4.) has also become crucial with technology scaling. Hence the designs are compared with respect to the leakage power. The SAFF is found to consume the least leakage power, while the LSSDSA latch consumes the maximum leakage power. Figure 2. Power (microw) Comparison of Data Power Power (nw) Figure 4. Leakage Power TGFF DETFF C2MOSFF HLFF SDFF SAFF ETSA LSSDSA VI. ACKNOWLEDGEMENT This work was supported in part by grants from GSRC, NSF Awards Career 9385 and Figure 3. Power(microW) Comparison of Clock Power V. CONCLUSION The characterization of dynamic and leakage power was discussed for different classes of widely used flip-flops. A detailed comparison was also presented. We believe this characterization will be useful for other works in determining the choices of power-efficient flip-flops. VII. REFERENCES [1] Dejan Markovic, Borivoje Nikolic and Robert W. Brodersen, Analysis and Design of Low-Energy Flip- Flops, ISPLED 1, August, 21, pp [2] Vladmir Stojanovic, Vojin G. Oklobdzija and Raminder Bajwa, A Unified Approach in the Analysis of Latches and Flip-Flops for Low-Power Systems, ISPLED 98, August 1-12, 1998, pp [3] Vladmir Stojanovic and Vojin G. Oklobdzija, Comparative Analysis of Master-Slave Latches and Flop- Flops for High-Performance and Low-Power Systems, IEEE JSSC, April 1999, pp [4] Antonio G. M. Strollo, Ettore Napoli, and Carlo Ciminio, Analysis of Power Dissipation in Double Edge- Triggered Flip-Flops, IEEE Transactions on VLSI Systems, October 2, pp [5] Nikola Nedovic and Vojin G. Oklobdzija, Hybrid Latch Flip-Flop with Improved Power Efficiency, (SBCCI'), pp [6] Nikola Nedovic and Vojin G. Oklobdzija, Dynamic Flip-Flop with Improved Power, 26th European Solid- State Circuits Conference Stockholm, Sweden, September 2,pp [7] V. Zyuban and D Meltzer, Clocking Strategies and Scannable Latches for Low Power Applications, ISPLED 1, August 21, pp [8] A. Chandrakasan, W. J. Bowhill, and F. Fox, Design of High-Performance Microprocessor Circuits, IEEE Press, 21.
Design And Analysis of Clocked Subsystem Elements Using Leakage Reduction Technique
Design And Analysis of Clocked Subsystem Elements Using Leakage Reduction Technique Sanjay Singh, S.K. Singh, Mahesh Kumar Singh, Raj Kumar Sagar Abstract As the density and operating speed of CMOS VLSI
More informationComparative study on low-power high-performance standard-cell flip-flops
Comparative study on low-power high-performance standard-cell flip-flops S. Tahmasbi Oskuii, A. Alvandpour Electronic Devices, Linköping University, Linköping, Sweden ABSTRACT This paper explores the energy-delay
More informationNew Single Edge Triggered Flip-Flop Design with Improved Power and Power Delay Product for Low Data Activity Applications
American-Eurasian Journal of Scientific Research 8 (1): 31-37, 013 ISSN 1818-6785 IDOSI Publications, 013 DOI: 10.589/idosi.aejsr.013.8.1.8366 New Single Edge Triggered Flip-Flop Design with Improved Power
More informationLOW POWER DOUBLE EDGE PULSE TRIGGERED FLIP FLOP DESIGN
INTERNATIONAL JOURNAL OF RESEARCH IN COMPUTER APPLICATIONS AND ROBOTICS ISSN 2320-7345 LOW POWER DOUBLE EDGE PULSE TRIGGERED FLIP FLOP DESIGN G.Swetha 1, T.Krishna Murthy 2 1 Student, SVEC (Autonomous),
More informationLecture 26: Multipliers. Final presentations May 8, 1-5pm, BWRC Final reports due May 7 Final exam, Monday, May :30pm, 241 Cory
EE241 - Spring 2008 Advanced Digital Integrated Circuits Lecture 26: Multipliers Latches Announcements Homework 5 Due today Wrapping-up the class: Final presentations May 8, 1-5pm, BWRC Final reports due
More informationISSCC 2003 / SESSION 19 / PROCESSOR BUILDING BLOCKS / PAPER 19.5
ISSCC 2003 / SESSION 19 / PROCESSOR BUILDING BLOCKS / PAPER 19.5 19.5 A Clock Skew Absorbing Flip-Flop Nikola Nedovic 1,2, Vojin G. Oklobdzija 2, William W. Walker 1 1 Fujitsu Laboratories of America,
More informationLow Power Different Sense Amplifier Based Flip-flop Configurations implemented using GDI Technique
International Journal of Scientific and Research Publications, Volume 2, Issue 4, April 2012 1 Low Power Different Sense Amplifier Based Flip-flop Configurations implemented using GDI Technique Priyanka
More informationPERFORMANCE ANALYSIS OF AN EFFICIENT PULSE-TRIGGERED FLIP FLOPS FOR ULTRA LOW POWER APPLICATIONS
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology ISSN 2320 088X IMPACT FACTOR: 5.258 IJCSMC,
More informationdata and is used in digital networks and storage devices. CRC s are easy to implement in binary
Introduction Cyclic redundancy check (CRC) is an error detecting code designed to detect changes in transmitted data and is used in digital networks and storage devices. CRC s are easy to implement in
More informationA NOVEL APPROACH TO ACHIEVE HIGH SPEED LOW-POWER HYBRID FLIP-FLOP
A NOVEL APPROACH TO ACHIEVE HIGH SPEED LOW-POWER HYBRID FLIP-FLOP R.Ramya 1, P.Pavithra 2, T. Marutharaj 3 1, 2 PG Scholar, 3 Assistant Professor Theni Kammavar Sangam College of Technology, Theni, Tamil
More informationA Unified Approach in the Analysis of Latches and Flip-Flops for Low-Power Systems
A Unified Approach in the Analysis of Latches and Flip-Flops for Low-Power Systems Vladimir Stojanovic University of Belgrade, Yugoslavia Bulevar Revolucije 73.Beograd, Yugoslavia +38 3 336 sv793d@kiklop.etf.bg.ac.yu
More informationEnergy-Delay Space Analysis for Clocked Storage Elements Under Process Variations
Energy-Delay Space Analysis for Clocked Storage Elements Under Process Variations Christophe Giacomotto 1, Nikola Nedovic 2, and Vojin G. Oklobdzija 1 1 Advanced Computer Systems Engineering Laboratory,
More informationEE-382M VLSI II FLIP-FLOPS
EE-382M VLSI II FLIP-FLOPS Gian Gerosa, Intel Fall 2008 EE 382M Class Notes Page # 1 / 31 OUTLINE Trends LATCH Operation FLOP Timing Diagrams & Characterization Transfer-Gate Master-Slave FLIP-FLOP Merged
More informationHigh Performance Dynamic Hybrid Flip-Flop For Pipeline Stages with Methodical Implanted Logic
High Performance Dynamic Hybrid Flip-Flop For Pipeline Stages with Methodical Implanted Logic K.Vajida Tabasum, K.Chandra Shekhar Abstract-In this paper we introduce a new high performance dynamic hybrid
More informationDesign of a Low Power and Area Efficient Flip Flop With Embedded Logic Module
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 10, Issue 6, Ver. II (Nov - Dec.2015), PP 40-50 www.iosrjournals.org Design of a Low Power
More informationDESIGN OF DOUBLE PULSE TRIGGERED FLIP-FLOP BASED ON SIGNAL FEED THROUGH SCHEME
Scientific Journal Impact Factor (SJIF): 1.711 e-issn: 2349-9745 p-issn: 2393-8161 International Journal of Modern Trends in Engineering and Research www.ijmter.com DESIGN OF DOUBLE PULSE TRIGGERED FLIP-FLOP
More informationOptimization of Scannable Latches for Low Energy
778 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 11, NO. 5, OCTOBER 2003 Optimization of Scannable Latches for Low Energy Victor Zyuban, Member, IEEE Abstract This paper covers
More informationDigital System Clocking: High-Performance and Low-Power Aspects
igital ystem Clocking: High-Performance and Low-Power Aspects Vojin G. Oklobdzija, Vladimir M. tojanovic, ejan M. Markovic, Nikola M. Nedovic Chapter 8: tate-of-the-art Clocked torage Elements in CMO Technology
More informationP.Akila 1. P a g e 60
Designing Clock System Using Power Optimization Techniques in Flipflop P.Akila 1 Assistant Professor-I 2 Department of Electronics and Communication Engineering PSR Rengasamy college of engineering for
More informationLoad-Sensitive Flip-Flop Characterization
Appears in IEEE Workshop on VLSI, Orlando, Florida, April Load-Sensitive Flip-Flop Characterization Seongmoo Heo and Krste Asanović Massachusetts Institute of Technology Laboratory for Computer Science
More informationArea Efficient Pulsed Clock Generator Using Pulsed Latch Shift Register
International Journal for Modern Trends in Science and Technology Volume: 02, Issue No: 10, October 2016 http://www.ijmtst.com ISSN: 2455-3778 Area Efficient Pulsed Clock Generator Using Pulsed Latch Shift
More informationLow Power and Reduce Area Dual Edge Pulse Triggered Flip-Flop Based on Signal Feed-Through Scheme
Low Power and Reduce Area Dual Edge Pulse Triggered Flip-Flop Based on Signal Feed-Through Scheme Ch.Sreedhar 1, K Mariya Priyadarshini 2. Abstract: Flip-flops are the basic storage elements used extensively
More informationAsynchronous Data Sampling Within Clock-Gated Double Edge-Triggered Flip-Flops
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 4, Issue. 4, April 2015,
More informationAN EFFICIENT DOUBLE EDGE TRIGGERING FLIP FLOP (MDETFF)
AN EFFICIENT DOUBLE EDGE TRIGGERING FLIP FLOP (MDETFF) S.Santhoshkumar, L.Saranya 2 (UG Scholar, Dept.of.ECE, Christ the king Engineering college, Tamilnadu, India, santhosh29ece@gmail.com) 2 (Asst. Professor,
More informationDesign of Low Power and Area Efficient Pulsed Latch Based Shift Register
Design of Low Power and Area Efficient Pulsed Latch Based Shift Register 1 ANUSHA KORE, 2 Dr. S.A.MUZEER Department of ECE Megha Institute of Engineering & Technology For women s Edulabad, Ghatkesar mandal,
More informationAsynchronous Model of Flip-Flop s and Latches for Low Power Clocking
Asynchronous Model of Flip-Flop s and Latches for Low Power Clocking G.Abhinaya Raja & P.Srinivas Department Of Electronics & Comm. Engineering, Nimra College of Engineering & Technology, Ibrahimpatnam,
More informationDual Edge Adaptive Pulse Triggered Flip-Flop for a High Speed and Low Power Applications
International Journal of Scientific and Research Publications, Volume 5, Issue 10, October 2015 1 Dual Edge Adaptive Pulse Triggered Flip-Flop for a High Speed and Low Power Applications S. Harish*, Dr.
More informationA Low-Power CMOS Flip-Flop for High Performance Processors
A Low-Power CMOS Flip-Flop for High Performance Processors Preetisudha Meher, Kamala Kanta Mahapatra Dept. of Electronics and Telecommunication National Institute of Technology Rourkela, India Preetisudha1@gmail.com,
More informationEE241 - Spring 2007 Advanced Digital Integrated Circuits. Announcements
EE241 - Spring 2007 Advanced igital Integrated Circuits Lecture 24: Advanced Flip-Flops Synchronization Announcements Homework 5 due on 4/26 Final exam on May 8 in class Project presentations on May 3,
More informationNovel Low Power and Low Transistor Count Flip-Flop Design with. High Performance
Novel Low Power and Low Transistor Count Flip-Flop Design with High Performance Imran Ahmed Khan*, Dr. Mirza Tariq Beg Department of Electronics and Communication, Jamia Millia Islamia, New Delhi, India
More informationModeling and designing of Sense Amplifier based Flip-Flop using Cadence tool at 45nm
Modeling and designing of Sense Amplifier based Flip-Flop using Cadence tool at 45nm Akhilesh Tiwari1 and Shyam Akashe2 1Research Scholar, ITM University, Gwalior, India antrixman75@gmail.com 2Associate
More informationGLITCH FREE NAND BASED DCDL IN PHASE LOCKED LOOP APPLICATION
GLITCH FREE NAND BASED DCDL IN PHASE LOCKED LOOP APPLICATION S. Karpagambal 1 and M. S. Thaen Malar 2 1 VLSI Design, Sona College of Technology, Salem, India 2 Department of Electronics and Communication
More informationLecture 21: Sequential Circuits. Review: Timing Definitions
Lecture 21: Sequential Circuits Setup and Hold time MS FF Power PC Pulsed FF HLFF, SFF, SAFF Source: Ch 7 J. Rabaey notes, Weste and Harris Notes Review: Timing efinitions T C : Propagation elay from Ck
More informationAN EFFICIENT LOW POWER DESIGN FOR ASYNCHRONOUS DATA SAMPLING IN DOUBLE EDGE TRIGGERED FLIP-FLOPS
AN EFFICIENT LOW POWER DESIGN FOR ASYNCHRONOUS DATA SAMPLING IN DOUBLE EDGE TRIGGERED FLIP-FLOPS NINU ABRAHAM 1, VINOJ P.G 2 1 P.G Student [VLSI & ES], SCMS School of Engineering & Technology, Cochin,
More informationDesign of New Dual Edge Triggered Sense Amplifier Flip-Flop with Low Area and Power Efficient
Design of New Dual Edge Triggered Sense Amplifier Flip-Flop with Low Area and Power Efficient Ms. Sheik Shabeena 1, R.Jyothirmai 2, P.Divya 3, P.Kusuma 4, Ch.chiranjeevi 5 1 Assistant Professor, 2,3,4,5
More informationAn Optimized Implementation of Pulse Triggered Flip-flop Based on Single Feed-Through Scheme in FPGA Technology
An Optimized Implementation of Pulse Triggered Flip-flop Based on Single Feed-Through Scheme in FPGA Technology 1 S.MANIKANTA, PG Scholar in VLSI System Design, 2 A.M. GUNA SEKHAR Assoc. Professor, HOD,
More informationD Latch (Transparent Latch)
D Latch (Transparent Latch) -One way to eliminate the undesirable condition of the indeterminate state in the SR latch is to ensure that inputs S and R are never equal to 1 at the same time. This is done
More informationAnalysis of Digitally Controlled Delay Loop-NAND Gate for Glitch Free Design
Analysis of Digitally Controlled Delay Loop-NAND Gate for Glitch Free Design S. Karpagambal, PG Scholar, VLSI Design, Sona College of Technology, Salem, India. e-mail:karpagambals.nsit@gmail.com M.S. Thaen
More informationHIGH PERFORMANCE AND LOW POWER ASYNCHRONOUS DATA SAMPLING WITH POWER GATED DOUBLE EDGE TRIGGERED FLIP-FLOP
HIGH PERFORMANCE AND LOW POWER ASYNCHRONOUS DATA SAMPLING WITH POWER GATED DOUBLE EDGE TRIGGERED FLIP-FLOP 1 R.Ramya, 2 C.Hamsaveni 1,2 PG Scholar, Department of ECE, Hindusthan Institute Of Technology,
More informationMemory elements. Topics. Memory element terminology. Variations in memory elements. Clock terminology. Memory element parameters. clock.
Topics! Memory elements.! Basics of sequential machines. Memory elements! Stores a value as controlled by clock.! May have load signal, etc.! In CMOS, memory is created by:! capacitance (dynamic);! feedback
More informationDESIGN AND ANALYSIS OF LOW POWER STS PULSE TRIGGERED FLIP-FLOP USING 250NM CMOS TECHNOLOGY
DESIGN AND ANALYSIS OF LOW POWER STS PULSE TRIGGERED FLIP-FLOP USING 250NM CMOS TECHNOLOGY 1 M.SRINIVAS, 2 K.BABULU 1 Project Associate JNTUK, 2 Professor of ECE Dept. JNTUK Email: srinivas.mattaparti@gmail.com,
More informationInternational Journal of Engineering Research in Electronics and Communication Engineering (IJERECE) Vol 1, Issue 6, June 2015 I.
Low Power Dual Dynamic Node Pulsed Hybrid Flip-Flop Using Power Gating Techniques [1] Shaik Abdul Khadar, [2] P.Hareesh, [1] PG scholar VLSI Design Dept of E.C.E., Sir C R Reddy College of Engineering
More informationCMOS Latches and Flip-Flops
CMOS Latches and Flip-Flops João Canas Ferreira University of Porto Faculty of Engineering 2016-05-04 Topics 1 General Aspects 2 Circuits based on positive feedback 3 Circuits based on charge storage João
More informationA Power Efficient Flip Flop by using 90nm Technology
A Power Efficient Flip Flop by using 90nm Technology Mrs. Y. Lavanya Associate Professor, ECE Department, Ramachandra College of Engineering, Eluru, W.G (Dt.), A.P, India. Email: lavanya.rcee@gmail.com
More informationEEC 118 Lecture #9: Sequential Logic. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #9: Sequential Logic Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Outline Review: Static CMOS Logic Finish Static CMOS transient analysis Sequential
More informationLow-Power and Area-Efficient Shift Register Using Pulsed Latches
Low-Power and Area-Efficient Shift Register Using Pulsed Latches G.Sunitha M.Tech, TKR CET. P.Venkatlavanya, M.Tech Associate Professor, TKR CET. Abstract: This paper proposes a low-power and area-efficient
More informationUNIT III COMBINATIONAL AND SEQUENTIAL CIRCUIT DESIGN
UNIT III COMBINATIONAL AND SEQUENTIAL CIRCUIT DESIGN Part A (2 Marks) 1. What is a BiCMOS? BiCMOS is a type of integrated circuit that uses both bipolar and CMOS technologies. 2. What are the problems
More informationDesign and Analysis of Semi-Transparent Flip-Flops for high speed and Low Power Applications in Networks
IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331 PP 58-64 www.iosrjournals.org Design and Analysis of Semi-Transparent Flip-Flops for high speed and
More informationDesign of Low Power Universal Shift Register
Design of Low Power Universal Shift Register 1 Saranya.M, 2 V.Vijayakumar, 3 T.Ravi, 4 V.Kannan 1 M.Tech-VLSI design, Sathyabama University, Jeppiaar Nagar, Rajiv Gandhi Salai, Chennai 119 2 Assistant
More informationAbstract 1. INTRODUCTION. Cheekati Sirisha, IJECS Volume 05 Issue 10 Oct., 2016 Page No Page 18532
www.ijecs.in International Journal Of Engineering And Computer Science ISSN: 2319-7242 Volume 5 Issue 10 Oct. 2016, Page No. 18532-18540 Pulsed Latches Methodology to Attain Reduced Power and Area Based
More informationAn efficient Sense amplifier based Flip-Flop design
An efficient Sense amplifier based Flip-Flop design Rajendra Prasad and Narayan Krishan Vyas Abstract An efficient approach for sense amplifier based flip-flop design has been introduced in this paper.
More informationTopic 8. Sequential Circuits 1
Topic 8 Sequential Circuits 1 Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Rabaey Chapter 7 URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk 1 Based on
More informationLOW POWER AND HIGH PERFORMANCE SHIFT REGISTERS USING PULSED LATCH TECHNIQUE
OI: 10.21917/ijme.2018.0088 LOW POWER AN HIGH PERFORMANCE SHIFT REGISTERS USING PULSE LATCH TECHNIUE Vandana Niranjan epartment of Electronics and Communication Engineering, Indira Gandhi elhi Technical
More informationPower Optimization by Using Multi-Bit Flip-Flops
Volume-4, Issue-5, October-2014, ISSN No.: 2250-0758 International Journal of Engineering and Management Research Page Number: 194-198 Power Optimization by Using Multi-Bit Flip-Flops D. Hazinayab 1, K.
More informationECE321 Electronics I
ECE321 Electronics I Lecture 25: Sequential Logic: Flip-flop Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Tuesday 2:00-3:00PM or by appointment E-mail: pzarkesh.unm.edu Slide: 1 Review of Last
More informationImproved Sense-Amplifier-Based Flip-Flop: Design and Measurements
876 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 35, NO. 6, JUNE 2000 Improved Sense-Amplifier-Based Flip-Flop: Design and Measurements Borivoje Nikolić, Member, IEEE, Vojin G. Oklobdžija, Fellow, IEEE,
More informationDESIGN OF A NEW MODIFIED CLOCK GATED SENSE-AMPLIFIER FLIP-FLOP
DESIGN OF A NEW MODIFIED CLOCK GATED SENSE-AMPLIFIER FLIP-FLOP P.MANIKANTA, DR. R. RAMANA REDDY ABSTRACT In this paper a new modified explicit-pulsed clock gated sense-amplifier flip-flop (MCG-SAFF) is
More informationDesign and Analysis of Custom Clock Buffers and a D Flip-Flop for Low Swing Clock Distribution Networks. A Thesis presented.
Design and Analysis of Custom Clock Buffers and a D Flip-Flop for Low Swing Clock Distribution Networks A Thesis presented by Mallika Rathore to The Graduate School in Partial Fulfillment of the Requirements
More informationLFSR Counter Implementation in CMOS VLSI
LFSR Counter Implementation in CMOS VLSI Doshi N. A., Dhobale S. B., and Kakade S. R. Abstract As chip manufacturing technology is suddenly on the threshold of major evaluation, which shrinks chip in size
More informationDigital System Clocking: High-Performance and Low-Power Aspects
Digital System Clocking: High-Performance and Low-Power Aspects Vojin G. Oklobdzija, Vladimir M. Stojanovic, Dejan M. Markovic, Nikola M. Nedovic Chapter 9: Microprocessor Examples Wiley-Interscience and
More informationEL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP. Due İLKER KALYONCU, 10043
EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP Due 16.05. İLKER KALYONCU, 10043 1. INTRODUCTION: In this project we are going to design a CMOS positive edge triggered master-slave
More informationInternational Journal Of Global Innovations -Vol.6, Issue.I Paper Id: SP-V6-I1-P46 ISSN Online:
ANALYSIS OF LOW-POWER AND AREA-EFFICIENT SHIFT REGISTERS USING PULSED LATCH #1 GUNTI SUMANJALI, M.Tech Student, #2 V.SRIDHAR, Assistant Professor, Dept of ECE, MOTHER THERESSA COLLEGE OF ENGINEERING &
More informationImprove Performance of Low-Power Clock Branch Sharing Double-Edge Triggered Flip-Flop
Sumant Kumar et al. 2016, Volume 4 Issue 1 ISSN (Online): 2348-4098 ISSN (Print): 2395-4752 International Journal of Science, Engineering and Technology An Open Access Journal Improve Performance of Low-Power
More informationMASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Science
MASSACHUSETTS INSTITUTE OF TECHNOLOGY epartment of Electrical Engineering and Computer Science 6.374: Analysis and esign of igital Integrated Circuits Problem Set # 5 Fall 2003 Issued: 10/28/03 ue: 11/12/03
More informationLOW POWER LEVEL CONVERTING FLIP-FLOP DESIGN BY USING CONDITIONAL DISCHARGE TECHNIQUE
LOW POWER LEVEL CONVERTING FLIP-FLOP DESIGN BY USING CONDITIONAL DISCHARGE TECHNIQUE Keerthana S Assistant Professor, Department of Electronics and Telecommunication Engineering Karpagam College of Engineering
More informationLecture 6. Clocked Elements
Lecture 6 Clocked Elements Computer Systems Laboratory Stanford University horowitz@stanford.edu Copyright 2006 Mark Horowitz, Ron Ho Some material taken from lecture notes by Vladimir Stojanovic and Ken
More information(CSC-3501) Lecture 7 (07 Feb 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement
Seung-Jong Park (Jay) http://www.csc.lsu.edu/~sjpark Computer Architecture (CSC-3501) Lecture 7 (07 Feb 2008) 1 Announcement 2 1 Combinational vs. Sequential Logic Combinational Logic Memoryless Outputs
More informationECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2011
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2011 Lecture 9: TX Multiplexer Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Agenda Next
More informationTHE clock system, composed of the clock interconnection
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 12, NO. 5, MAY 2004 477 High-Performance and Low-Power Conditional Discharge Flip-Flop Peiyi Zhao, Student Member, IEEE, Tarek K.
More informationPower Optimization Techniques for Sequential Elements Using Pulse Triggered Flip-Flops with SVL Logic
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) ISSN: 2319 4200, ISBN No. : 2319 4197 Volume 1, Issue 4 (Nov. - Dec. 2012), PP 31-36 Power Optimization Techniques for Sequential Elements Using Pulse
More informationLecture 8: Sequential Logic
Lecture 8: Sequential Logic Last lecture discussed how we can use digital electronics to do combinatorial logic we designed circuits that gave an immediate output when presented with a given set of inputs
More informationDesign of Low Power D-Flip Flop Using True Single Phase Clock (TSPC)
Design of Low Power D-Flip Flop Using True Single Phase Clock (TSPC) Swetha Kanchimani M.Tech (VLSI Design), Mrs.Syamala Kanchimani Associate Professor, Miss.Godugu Uma Madhuri Assistant Professor, ABSTRACT:
More informationFlip-Flops. Because of this the state of the latch may keep changing in circuits with feedback as long as the clock pulse remains active.
Flip-Flops Objectives The objectives of this lesson are to study: 1. Latches versus Flip-Flops 2. Master-Slave Flip-Flops 3. Timing Analysis of Master-Slave Flip-Flops 4. Different Types of Master-Slave
More informationLOW-POWER CLOCK DISTRIBUTION IN EDGE TRIGGERED FLIP-FLOP
LOW-POWER CLOCK DISTRIBUTION IN EDGE TRIGGERED FLIP-FLOP Rahul Yadav 1, Rahul Shrivastava 2, Vijay Yadav 3 1 M.Tech Scholar, 2 Asst. Prof., 3 Asst. Prof Department of Electronics and Communication Engineering,
More informationSequencing. Lan-Da Van ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall,
Sequencing ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2013 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Outlines Introduction Sequencing
More informationReduction of Area and Power of Shift Register Using Pulsed Latches
I J C T A, 9(13) 2016, pp. 6229-6238 International Science Press Reduction of Area and Power of Shift Register Using Pulsed Latches Md Asad Eqbal * & S. Yuvaraj ** ABSTRACT The timing element and clock
More informationA Modified Static Contention Free Single Phase Clocked Flip-flop Design for Low Power Applications
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.8, NO.5, OCTOBER, 08 ISSN(Print) 598-657 https://doi.org/57/jsts.08.8.5.640 ISSN(Online) -4866 A Modified Static Contention Free Single Phase Clocked
More informationComparative Analysis of low area and low power D Flip-Flop for Different Logic Values
The International Journal Of Engineering And Science (IJES) Volume 3 Issue 8 Pages 15-19 2014 ISSN (e): 2319 1813 ISSN (p): 2319 1805 Comparative Analysis of low area and low power D Flip-Flop for Different
More informationDesign And Analysis Of Implicit Pulsed Double Edge Triggered Clocked Latch For Low Power Applications
Design And Analysis Of Implicit Pulsed Double Edge Triggered Clocked Latch For Low Power Applications ¹GABARIYALA SABADINI C ²Dr. P. MANIRAJ KUMAR ³Dr. P.NAGARAJAN 1. PG scholar, VLSI design, Department
More informationAn FPGA Implementation of Shift Register Using Pulsed Latches
An FPGA Implementation of Shift Register Using Pulsed Latches Shiny Panimalar.S, T.Nisha Priscilla, Associate Professor, Department of ECE, MAMCET, Tiruchirappalli, India PG Scholar, Department of ECE,
More informationA NOVEL DESIGN OF COUNTER USING TSPC D FLIP-FLOP FOR HIGH PERFORMANCE AND LOW POWER VLSI DESIGN APPLICATIONS USING 45NM CMOS TECHNOLOGY
A NOVEL DESIGN OF COUNTER USING TSPC D FLIP-FLOP FOR HIGH PERFORMANCE AND LOW POWER VLSI DESIGN APPLICATIONS USING 45NM CMOS TECHNOLOGY Ms. Chaitali V. Matey 1, Ms. Shraddha K. Mendhe 2, Mr. Sandip A.
More informationDesign of a High Frequency Dual Modulus Prescaler using Efficient TSPC Flip Flop using 180nm Technology
Design of a High Frequency Dual Modulus Prescaler using Efficient TSPC Flip Flop using 180nm Technology Divya shree.m 1, H. Venkatesh kumar 2 PG Student, Dept. of ECE, Nagarjuna College of Engineering
More informationDesign of Pulse Triggered Flip Flop Using Conditional Pulse Enhancement Technique
Design of Pulse Triggered Flip Flop Using Conditional Pulse Enhancement Technique NAVEENASINDHU P 1, MANIKANDAN N 2 1 M.E VLSI Design, TRP Engineering College (SRM GROUP), Tiruchirappalli 621 105, India,2,
More informationEFFICIENT TIMING ELEMENT DESIGN FEATURING LOW POWER VLSI APPLICATIONS
EFFICIENT TIMING ELEMENT DESIGN FEATURING LOW POWER VLSI APPLICATIONS P.Nagarajan 1, T.Kavitha 2, S.Shiyamala 3 1,2,3 Associate Professor, ECE Department, School of Electrical and Computing Vel Tech University,
More informationModifying the Scan Chains in Sequential Circuit to Reduce Leakage Current
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 3, Issue 1 (Sep. Oct. 2013), PP 01-09 e-issn: 2319 4200, p-issn No. : 2319 4197 Modifying the Scan Chains in Sequential Circuit to Reduce Leakage
More informationSingle Edge Triggered Static D Flip-Flops: Performance Comparison
Single Edge Triggered Static D Flip-Flops: Performance Comparison Kanchan Sharma K.G. Sharma Tripti Sharma ECE Department, FET, MUST,Lakshmangarh, Rajasthan, India Sharmakanchan746@ gmail.com Abstract
More informationTiming Error Detection: An Adaptive Scheme To Combat Variability EE241 Final Report Nathan Narevsky and Richard Ott {nnarevsky,
Timing Error Detection: An Adaptive Scheme To Combat Variability EE241 Final Report Nathan Narevsky and Richard Ott {nnarevsky, tomott}@berkeley.edu Abstract With the reduction of feature sizes, more sources
More informationArea Efficient Level Sensitive Flip-Flops A Performance Comparison
Area Efficient Level Sensitive Flip-Flops A Performance Comparison Tripti Dua, K. G. Sharma*, Tripti Sharma ECE Department, FET, Mody University of Science & Technology, Lakshmangarh, Rajasthan, India
More informationNovel Design of Static Dual-Edge Triggered (DET) Flip-Flops using Multiple C-Elements
Available online at: http://www.ijmtst.com/ncceeses2017.html Special Issue from 2 nd National Conference on Computing, Electrical, Electronics and Sustainable Energy Systems, 6 th 7 th July 2017, Rajahmundry,
More informationHigh performance and Low power FIR Filter Design Based on Sharing Multiplication
High performance and Low power FIR Filter esign Based on Sharing Multiplication Jongsun Park, Woopyo Jeong, Hunsoo Choo, Hamid Mahmoodi-Meimand, Yongtao Wang, Kaushik Roy School of Electrical and Computer
More informationDesign of low power 4-bit shift registers using conditionally pulse enhanced pulse triggered flip-flop
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 4, Issue 5, Ver. II (Sep-Oct. 2014), PP 54-64 e-issn: 2319 4200, p-issn No. : 2319 4197 Design of low power 4-bit shift registers using conditionally
More informationDIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP TECHNIQUE USED FOR LOW POWER CONSUMPTION IN CLOCKING SCHEME
DIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP TECHNIQUE USED FOR LOW POWER CONSUMPTION IN CLOCKING SCHEME Mr.N.Vetriselvan, Assistant Professor, Dhirajlal Gandhi College of Technology Mr.P.N.Palanisamy,
More informationCombining Dual-Supply, Dual-Threshold and Transistor Sizing for Power Reduction
Combining Dual-Supply, Dual-Threshold and Transistor Sizing for Reduction Stephanie Augsburger 1, Borivoje Nikolić 2 1 Intel Corporation, Enterprise Processors Division, Santa Clara, CA, USA. 2 Department
More informationRECENT advances in mobile computing and multimedia
348 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 2, FEBRUARY 2004 Computation Sharing Programmable FIR Filter for Low-Power and High-Performance Applications Jongsun Park, Woopyo Jeong, Hamid Mahmoodi-Meimand,
More informationINTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET)
INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) Proceedings of the 2 nd International Conference on Current Trends in Engineering and Management ICCTEM -2014 ISSN
More informationEnergy Recovery Clocking Scheme and Flip-Flops for Ultra Low-Energy Applications
Energy Recovery Clocking Scheme and Flip-Flops for Ultra Low-Energy Applications Matthew Cooke, Hamid Mahmoodi-Meimand, Kaushik Roy School of Electrical and Computer Engineering, Purdue University, West
More informationImplementation of New Low Glitch and Low Power dual Edge Triggered Flip-Flops Using Multiple C-Elements
Implementation of New Low Glitch and Low Power dual Edge Triggered Flip-Flops Using Multiple C-Elements I. Pavani Akhila Sree P.G Student VLSI Design (ECE), SVECW D. Murali Krishna Sr. Assistant Professor,
More informationHigh Frequency 32/33 Prescalers Using 2/3 Prescaler Technique
High Frequency 32/33 Prescalers Using 2/3 Prescaler Technique Don P John (School of Electrical Sciences, Karunya University, Coimbatore ABSTRACT Frequency synthesizer is one of the important element for
More informationLow Power D Flip Flop Using Static Pass Transistor Logic
Low Power D Flip Flop Using Static Pass Transistor Logic 1 T.SURIYA PRABA, 2 R.MURUGASAMI PG SCHOLAR, NANDHA ENGINEERING COLLEGE, ERODE, INDIA Abstract: Minimizing power consumption is vitally important
More informationSequential Logic. References:
Sequential Logic Reerences: Adapted rom: Digital Integrated Circuits: A Design Perspective, J. Rabaey UCB Principles o CMOS VLSI Design: A Systems Perspective, 2nd Ed., N. H. E. Weste and K. Eshraghian
More information