Improvement of Design Issues in Sequential Logic Circuit with Different CMOS Design Techniques
|
|
- Myron Norton
- 5 years ago
- Views:
Transcription
1 Improvement of Deign Iue in Sequential Logic Circuit with Different CMOS Deign Technique Pradeep Kumar Sharma 1 *, Bhanupriya Bhargava1 and Shyam kahe 2 1 Reearch Scholar of Electronic & Communication Engineering Department 2 ociate Profeor of Electronic & Communication Engineering Department btract Thi paper preent the low power high performance D flip flop uing with gate diffuion input (GDI) technique. Here we alo implemented D flip flop uing different CMOS logic deign uch a tranmiion gate, pa tranitor logic (PTL) and gate diffuion input (GDI) logic and hown the comparable tudy on thee CMOS deign technique. Thee different CMOS logic deign technique are alo compared with repect to the layout area, number of tranitor, delay, and power conumption. ll the reult of thi paper i verified on cadence virtuoo tool uing pecter at 45nm technology with upply voltage 0.7V. Keyword CMOS logic tyle; Pa tranitor logic; tranmiion gate; Gate Diffuion input( GDI) 1. Introduction Hitorically, peed wa the performance metric parameter ued by the VLSI deigner. Integrated chip uch a digital proceor, microproceor, DSP (Digital Signal Proceor), SIC (pplication Specific IC), etc. thu ued high gain in term of performance and ilicon area. mall area and high performance are the main important factor which affect gain highly [1], [2] With the continuouly increaing chip complexity and number of tranitor in a chip, power conumption i growing a well. Higher power conumption, raie chip temperature and directly affect battery life in portable device a it caue more current to be withdrawn from the power upply. High temperature afflict circuit operation and reliability o require more complicated cooling and packaging technique [3] [4]. The wide ue of equential logic and memory torage ytem in modern electronic reult in the implementation of low power and high peed deign of baic memory element. One of the mot important baic memory element i the D flip-flop (DFF) [5]. Hence novel architecture uch a CMOS Tranmiion Gate (TG), Pa-Tranitor Logic (PTL), Complementary Pa-tranitor Logic (CPL) [6] and Gate Diffuion Input (GDI) [7] are propoed to meet the requirement. Each deign tyle of the propoed CMOS logic ha it fair advantage and diadvantage. Tranmiion gate i one of the mot important tructure in CMOS integrated circuit, upporting a logic reduction, witch function and efficient layout [8]. Gate Diffuion Input i a low power deign that reduce tranitor count. But the main problem with the GDI i that it require twin well CMOS or ilicon on inulator (SOI) proce for fabrication [9]. Thu GDI chip are cotlier comparatively. Thee logic along with their Hybrid are thu ued to deign D flip flop circuit [10]. 2. CMOS Deign Implementation of D Flip-Flop Three different deign of D flip-flop in CMOS logic are preented in thi ection. Here the propoed D flip-flop i combine a pair of mater and lave D latch. 2.1 Deign D Flip Flop baed on Pa Tranitor Technique IN Figure.1 Baic NMOS Pa Tranitor logic It ha been demontrated that CMOS patranitor baed logic can often reult in high-peed and high-denity circuit. It reduce the count of tranitor ued to create different logic gate, by eliminating extra tranitor. Tranitor are ued a witche to pa logic level between node of a circuit, rather than a witche connected on to provide voltage. B 87
2 Figure.2 D flip-flop uing Pa tranitor Thi reduce the amount of active device, but ha the diadvantage that the ditinction of the voltage between high and low logic level decreae at each tage [11]. Each of the witche can be implemented either by a ingle NMOS tranitor Fig.1 how the baic ymbol of pa tranitor. In Fig.2 ue pa tranitor logic (PTL) and inverter for the mater-lave latche [12]. The two chained inverter are in memory tate when the PMOS loop tranitor i on, that i when clk= 0. Other two chain inverter on the right hand ide act in the oppoite way. The flip-flop change it tate during the falling edge of the clock. 2.2 Deign D Flip Flop baed on Tranmiion Gate Technique IN Figure.3 Baic ymbol of Tranmiion gate OUT BR P1 P2 P3 P4 BR a PMOS tranitor and NMOS tranitor [13]. Each Tranitor turn on or off alternately with alternate biaing of the control gate. The Fig.3 how the baic ymbol of tranmiion gate. Fig.4 how the D flip flop uing tranmiion gate and inverter [14]. t the negative edge of the clock, tranmiion gate T1 and T4 are ON and tranmiion gate T2 and T3 are OFF. During now the lave maintain a loop through two inverter P3, P4 and T4. Thi time previou triggered value from Din i keep within the lave. t the ame time mater latche next tate however a T3 i OFF it not paed to lave. During the poitive clock edge T2 and T3 are turned ON and the new latched value pae to lave through the loop of two inverter P1, P2 and T Deign D Flip Flop baed on GDI Technique The GDI cell hown in Fig.5 wa propoed by Morgenhtein et. al. [15]. It a geniu deign which i very flexible for digital circuit. Thi technique optimize the power diipation and alo reduce tranitor count. The advantage of GDI technique two-tranitor implementation of advanced logic function and in-cell wing retoration under certain operational condition, are unique within exiting low-power deign technique. Fig.6 repreent the mater-lave connection of two GDI D-latche. During thi the body gate are reponible for the tate of the circuit. Thee gate are verified by the clock (clk) ignal and make two different path. One for tranparent tate of the latch,when the clock i low and the ignal are propagating through PMOS tranitor.the other one i for the holding tate of the latch,when the clock ignal i high and internal value are maintained due to conduction of the NMOS tranitor[16]. The inverter are reponible for maintaining the complementary value of the internal ignal and the circuit output. T1 T 3 T2 T4 Figure.4 D flip-flop uing tranmiion gate tranmiion gate i one of the mot important tructure in CMOS integrated circuit, upporting a witch function, logic reduction, and efficient layout. Thi olid-tate witch i compried of 88
3 P G OUT=G P+GN N Figure.5 Baic GDI cell Figure.7 Input Output waveform of D Flip Flop Figure.6 D flip-flop uing GDI gate 3. SIMULTION ND RESULTS In thi ection, the performance of the three different deign of D flip-flop have been implemented and imulated on cadence virtuoo tool on 45nm CMOS Technology. The table how the reult of three different deign tyle of CMOS technology and alo how the comparion between them. Thee comparion are baed on Delay, number of tranitor count, average power and leakage power of the different deign tyle. Table 1 how the imulation reult of the PTL, Tranmiion Gate, and GDI CMOS deign. BR Figure.8 ctive Power of PTL Baed D Flip-Flop Figure.9 ctive Power of Tranmiion Gate Baed D Flip-Flop 89
4 Figure.10 ctive Power of GDI Baed D Flip- Flop. Table 1 Comparion reult of propoed CMOS technique DFF Deign uing PSS Tranitor logic Tranmii on Gate Gate Diffuion Input (GDI) Comparion reult of propoed CMOS technique No. Of Tran itor count Concluion Delay 21.93n 20.51p 14.68n vg. Po wer nw nw nw Leak age Powe r nw pw 10.1p w In thi paper three CMOS implementation of DFF uing pa tranitor, tranmiion gate and GDI gate are propoed. Thi paper alo decribe the comparative analyi on pa tranitor logic, tranmiion gate and gate diffuion technique. oberved from the dicuion about the D Flip Flop that variou deign have their own advantage and diadvantage in term of area, delay and power conumption. Here the pa tranitor logic baed DFF required minimum tranitor (12) a compared to other CMOS tructure.the deign of DFF with tranmiion gate give the minimum delay (20.51p) with repect to PTL and GDI baed technique. The minimum average power i ued in GDI baed DFF approximate 37.56nw which i ued to deign low power circuit. ll the parameter tudied and verified on cadence virtuoo tool uing pecter imulator at 45nm CMOS technology with 0.7v. 5. cknowledgment Thi work wa upported by ITM Gwalior, with collaboration Cadence Deign Sytem, Bangalore. 6. Reference [1].Bazzazi and B. Ekafi, Deign and Implementation of Full dder Cell with the GDI Technique Baed on 0.18μm CMOS Technology international multiconference of engineer and computer cientit, Vol.2, march [2] Shyam kahe, Suhil Bhuhan, Sanjay Sharma, High Denity and Low Leakage Current Baed 5T SRM Cell Uing 45 nm Technology, Romanian journal of information cience and technology,vol.15,pp ,2012. [3] Manih Dev Singh, Shyam kahe,sanjay Sharma, Leakage power reduction technique of 45 nm tatic random acce memory (SRM) cell, International Journal of the Phyical Science,Vol. 6, pp , December [4] li Peiravi and2mohammad yaei, Novel Circuit Deign Technique to Minimize Sleep Mode Power Conumption due to Leakage Power in the Sub- 100nm Wide Gate in CMOS Technology journal of World pplied Science,pp , [5] S. M. Kang and Y. Leblebici, CMOS Digital Integrated Circuit: nalyi and Deign, Third Edition, Tata McGraw-Hill Edition, pp ,2003. [6] Farhad Moradi, Dag.T. Wiland, Hamid Mahmoodi,Snorre unet,tuan Vu Cao, li Peiravi, Ultra Low Power Full dder Topologie Circuit and Sytem,. ISCS IEEE conference,pp ,2009. [7] Bori D,ndreev,Edward Titlebaum, E,G.Friedman,E.G., Tapered Tranmiion Gate Chain for improved carry propagation, IEEE conference on circuit and ytem,mwscs,vol.3,pp [8] J. Wang, S. Fang, and W. Feng, New efficient deign for XOR and XNOR function on the tranitor level, IEEE J. Solid-State Circuit, vol. 29, pp ,Jul. 1994,. [9] Saradindu Panda,.Banerjee, B.Maji, Dr..K.Mukhopadhyay, Power and Delay Comparion in between Different type of Full dder Circuit International Journal of dvanced Reearch in Electrical, Electronic and Intrumentation Engineering, Vol. 1, September [10] lexander Chatzigeorgiou, Spiridon Nikolaidi and Ioanni Toukala, timing analyi of pa tranitor and CPL gate,
5 [11] J. B. Kuo and J. H. Lou, Low-Voltage CMOS VLSI Circuit, John Wiley: New York, [12] Dohi N., Dhobale S. B, and Kakade S.R, LFSR Counter Implementation in CMOS VLSI, World cademy of Science, Engineering and Technology, [13] WEIZE XU ND EBY G. FRIEDMN, Clock Feedthrough in CMOS nalog Tranmiion Gate Switche nalog Integrated Circuit and Signal Proceing, 44, , 2005 [14] Po-Ming Lee, Chia-Hao Hu, and Yun-Hiun Hung, Novel 10-T full adder realized by GDI tructure, Integrated Circuit, ISIC, pp , [15] Morgentein,.Fih,I.Wagner, Efficient Implementation of D Flip- Flop Uing the GDI Technique, ISCS 04, pp ,2004. [16] rkadiy Morgenhtein, lexander Fih,Irael. Wagner, Gate-Diffuion Input (GDI): Power-Efficient Method for Digital Combinatorial Circuit, IEEE tranaction on very large cale integration(vlsi)ytem,vol.10,october
LFSR Counter Implementation in CMOS VLSI
LFSR Counter Implementation in CMOS VLSI Doshi N. A., Dhobale S. B., and Kakade S. R. Abstract As chip manufacturing technology is suddenly on the threshold of major evaluation, which shrinks chip in size
More informationANALYSIS OF POWER REDUCTION IN 2 TO 4 LINE DECODER DESIGN USING GATE DIFFUSION INPUT TECHNIQUE
ANALYSIS OF POWER REDUCTION IN 2 TO 4 LINE DECODER DESIGN USING GATE DIFFUSION INPUT TECHNIQUE *Pranshu Sharma, **Anjali Sharma * Assistant Professor, Department of ECE AP Goyal Shimla University, Shimla,
More informationCMOS DESIGN OF FLIP-FLOP ON 120nm
CMOS DESIGN OF FLIP-FLOP ON 120nm *Neelam Kumar, **Anjali Sharma *4 th Year Student, Department of EEE, AP Goyal Shimla University Shimla, India. neelamkumar991@gmail.com ** Assistant Professor, Department
More informationDESIGN OF LOW POWER TEST PATTERN GENERATOR
International Journal of Electronics, Communication & Instrumentation Engineering Research and Development (IJECIERD) ISSN(P): 2249-684X; ISSN(E): 2249-7951 Vol. 4, Issue 1, Feb 2014, 59-66 TJPRC Pvt.
More informationInternational Journal of Computer Trends and Technology (IJCTT) volume 24 Number 2 June 2015
Power and Area analysis of Flip Flop using different s Neha Thapa 1, Dr. Rajesh Mehra 2 1 ME student, Department of E.C.E, NITTTR, Chandigarh, India 2 Associate Professor, Department of E.C.E, NITTTR,
More informationDesign of a Low Power Four-Bit Binary Counter Using Enhancement Type Mosfet
Design of a Low Power Four-Bit Binary Counter Using Enhancement Type Mosfet Praween Sinha Department of Electronics & Communication Engineering Maharaja Agrasen Institute Of Technology, Rohini sector -22,
More informationArea Efficient Level Sensitive Flip-Flops A Performance Comparison
Area Efficient Level Sensitive Flip-Flops A Performance Comparison Tripti Dua, K. G. Sharma*, Tripti Sharma ECE Department, FET, Mody University of Science & Technology, Lakshmangarh, Rajasthan, India
More informationImplementation of High Speed, Low Power NAND Gate-based JK Flip-Flop using Modified GDI Technique in 130 nm Technology
International Journal of Engineering and Technical Research (IJETR) ISSN: 2321-0869 (O) 2454-4698 (P), Volume-5, Issue-2, June 2016 Implementation of High Speed, Low Power NAND Gate-based JK Flip-Flop
More informationNovel Low Power and Low Transistor Count Flip-Flop Design with. High Performance
Novel Low Power and Low Transistor Count Flip-Flop Design with High Performance Imran Ahmed Khan*, Dr. Mirza Tariq Beg Department of Electronics and Communication, Jamia Millia Islamia, New Delhi, India
More informationA NOVEL DESIGN OF COUNTER USING TSPC D FLIP-FLOP FOR HIGH PERFORMANCE AND LOW POWER VLSI DESIGN APPLICATIONS USING 45NM CMOS TECHNOLOGY
A NOVEL DESIGN OF COUNTER USING TSPC D FLIP-FLOP FOR HIGH PERFORMANCE AND LOW POWER VLSI DESIGN APPLICATIONS USING 45NM CMOS TECHNOLOGY Ms. Chaitali V. Matey 1, Ms. Shraddha K. Mendhe 2, Mr. Sandip A.
More informationDESIGN AND IMPLEMENTATION OF SYNCHRONOUS 4-BIT UP COUNTER USING 180NM CMOS PROCESS TECHNOLOGY
DESIGN AND IMPLEMENTATION OF SYNCHRONOUS 4-BIT UP COUNTER USING 180NM CMOS PROCESS TECHNOLOGY Yogita Hiremath 1, Akalpita L. Kulkarni 2, J. S. Baligar 3 1 PG Student, Dept. of ECE, Dr.AIT, Bangalore, Karnataka,
More informationA Low-Power CMOS Flip-Flop for High Performance Processors
A Low-Power CMOS Flip-Flop for High Performance Processors Preetisudha Meher, Kamala Kanta Mahapatra Dept. of Electronics and Telecommunication National Institute of Technology Rourkela, India Preetisudha1@gmail.com,
More informationDIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP TECHNIQUE USED FOR LOW POWER CONSUMPTION IN CLOCKING SCHEME
DIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP TECHNIQUE USED FOR LOW POWER CONSUMPTION IN CLOCKING SCHEME Mr.N.Vetriselvan, Assistant Professor, Dhirajlal Gandhi College of Technology Mr.P.N.Palanisamy,
More informationDesign of an Efficient Low Power Multi Modulus Prescaler
International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 6, Issue 3 (March 2013), PP. 15-22 Design of an Efficient Low Power Multi Modulus
More informationNew Single Edge Triggered Flip-Flop Design with Improved Power and Power Delay Product for Low Data Activity Applications
American-Eurasian Journal of Scientific Research 8 (1): 31-37, 013 ISSN 1818-6785 IDOSI Publications, 013 DOI: 10.589/idosi.aejsr.013.8.1.8366 New Single Edge Triggered Flip-Flop Design with Improved Power
More informationDesign of a Low Power and Area Efficient Flip Flop With Embedded Logic Module
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 10, Issue 6, Ver. II (Nov - Dec.2015), PP 40-50 www.iosrjournals.org Design of a Low Power
More informationDual Edge Adaptive Pulse Triggered Flip-Flop for a High Speed and Low Power Applications
International Journal of Scientific and Research Publications, Volume 5, Issue 10, October 2015 1 Dual Edge Adaptive Pulse Triggered Flip-Flop for a High Speed and Low Power Applications S. Harish*, Dr.
More informationFP 12.4: A CMOS Scheme for 0.5V Supply Voltage with Pico-Ampere Standby Current
FP 12.4: A CMOS Scheme for 0.5V Supply Voltage with Pico-Ampere Standby Current Hiroshi Kawaguchi, Ko-ichi Nose, Takayasu Sakurai University of Tokyo, Tokyo, Japan Recently, low-power requirements are
More informationImprove Performance of Low-Power Clock Branch Sharing Double-Edge Triggered Flip-Flop
Sumant Kumar et al. 2016, Volume 4 Issue 1 ISSN (Online): 2348-4098 ISSN (Print): 2395-4752 International Journal of Science, Engineering and Technology An Open Access Journal Improve Performance of Low-Power
More informationFlip-Flops A) Synchronization: Clocks and Latches B) Two Stage Latch C) Memory Requires Feedback D) Simple Flip-Flop Gate
Lecture 19: November 5, 2001 Midterm in Class Wed. Nov 7 th Covers Material 6 th -10 th week including W#10 Closed Book, Closed Notes, Bring Calculator, Paper Provided Last Name A-K 2040 Valley LSB; Last
More informationDesign of a High Frequency Dual Modulus Prescaler using Efficient TSPC Flip Flop using 180nm Technology
Design of a High Frequency Dual Modulus Prescaler using Efficient TSPC Flip Flop using 180nm Technology Divya shree.m 1, H. Venkatesh kumar 2 PG Student, Dept. of ECE, Nagarjuna College of Engineering
More informationParametric Optimization of Clocked Redundant Flip-Flop Using Transmission Gate
Parametric Optimization of Clocked Redundant Flip-Flop Using Transmission Gate Sapna Sadhwani Student, Department of ECE Lakshmi Narain College of Technology Bhopal, India srsadhwani@gmail.comm Abstract
More informationINTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET)
INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) Proceedings of the 2 nd International Conference on Current Trends in Engineering and Management ICCTEM -2014 ISSN
More informationPERFORMANCE ANALYSIS OF AN EFFICIENT PULSE-TRIGGERED FLIP FLOPS FOR ULTRA LOW POWER APPLICATIONS
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology ISSN 2320 088X IMPACT FACTOR: 5.258 IJCSMC,
More informationEFFICIENT POWER REDUCTION OF TOPOLOGICALLY COMPRESSED FLIP-FLOP AND GDI BASED FLIP FLOP
EFFICIENT POWER REDUCTION OF TOPOLOGICALLY COMPRESSED FLIP-FLOP AND GDI BASED FLIP FLOP S.BANUPRIYA 1, R.GOWSALYA 2, M.KALEESWARI 3, B.DHANAM 4 1, 2, 3 UG Scholar, 4 Asst.Professor/ECE 1, 2, 3, 4 P.S.R.RENGASAMY
More informationGated Driver Tree Based Power Optimized Multi-Bit Flip-Flops
International Journal of Emerging Engineering Research and Technology Volume 2, Issue 4, July 2014, PP 250-254 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) Gated Driver Tree Based Power Optimized Multi-Bit
More informationDigital System Clocking: High-Performance and Low-Power Aspects
igital ystem Clocking: High-Performance and Low-Power Aspects Vojin G. Oklobdzija, Vladimir M. tojanovic, ejan M. Markovic, Nikola M. Nedovic Chapter 8: tate-of-the-art Clocked torage Elements in CMO Technology
More informationDesign and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset
Design and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset Course Number: ECE 533 Spring 2013 University of Tennessee Knoxville Instructor: Dr. Syed Kamrul Islam Prepared by
More informationHigh speed, Low power N/ (N+1) prescaler using TSPC and E-TSPC: A survey Nemitha B 1, Pradeep Kumar B.P 2
High speed, Low power N/ (N+1) prescaler using TSPC and E-TSPC: A survey Nemitha B 1, Pradeep Kumar B.P 2 1 PG scholar, Dept of ECE, AIT, Tumkur, Karnataka, India 2 Asst.professor, Dept of ECE, AIT, Tumkur,
More informationA Power Efficient Flip Flop by using 90nm Technology
A Power Efficient Flip Flop by using 90nm Technology Mrs. Y. Lavanya Associate Professor, ECE Department, Ramachandra College of Engineering, Eluru, W.G (Dt.), A.P, India. Email: lavanya.rcee@gmail.com
More informationPower Optimization of Linear Feedback Shift Register (LFSR) using Power Gating
Power Optimization of Linear Feedback Shift Register (LFSR) using Rebecca Angela Fernandes 1, Niju Rajan 2 1Student, Dept. of E&C Engineering, N.M.A.M Institute of Technology, Karnataka, India 2Assistant
More informationEfficient 500 MHz Digital Phase Locked Loop Implementation sin 180nm CMOS Technology
Efficient 500 MHz Digital Phase Locked Loop Implementation sin 180nm CMOS Technology Akash Singh Rawat 1, Kirti Gupta 2 Electronics and Communication Department, Bharati Vidyapeeth s College of Engineering,
More informationDESIGN OF EFFICIENT SHIFT REGISTERS USING PULSED LATCHES
DESIGN OF EFFICIENT SHIFT REGISTERS USING PULSED LATCHES 1 M. Ajay, 2 G.Srihari, 1 PG Scholar,Dept of ECE, Sreenivasa Institute of Technology and Management Studies (Autonomous) Murkambattu, Chittoor,
More informationSingle Edge Triggered Static D Flip-Flops: Performance Comparison
Single Edge Triggered Static D Flip-Flops: Performance Comparison Kanchan Sharma K.G. Sharma Tripti Sharma ECE Department, FET, MUST,Lakshmangarh, Rajasthan, India Sharmakanchan746@ gmail.com Abstract
More informationPower Optimization Techniques for Sequential Elements Using Pulse Triggered Flip-Flops with SVL Logic
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) ISSN: 2319 4200, ISBN No. : 2319 4197 Volume 1, Issue 4 (Nov. - Dec. 2012), PP 31-36 Power Optimization Techniques for Sequential Elements Using Pulse
More informationLong-Term Mechanical Properties of Smart Cable Based on FBG Desensitized Encapsulation Sensors
PHOTONIC SENSORS / Vol. 4, No. 3, 2014: 236 241 Long-Term Mechanical Propertie of Smart Cable Baed on Deenitized Encapulation Senor Sheng LI 1* and Min ZHOU 2 1 National Engineering Laboratory for Fiber
More informationAnalysis of Digitally Controlled Delay Loop-NAND Gate for Glitch Free Design
Analysis of Digitally Controlled Delay Loop-NAND Gate for Glitch Free Design S. Karpagambal, PG Scholar, VLSI Design, Sona College of Technology, Salem, India. e-mail:karpagambals.nsit@gmail.com M.S. Thaen
More informationModifying the Scan Chains in Sequential Circuit to Reduce Leakage Current
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 3, Issue 1 (Sep. Oct. 2013), PP 01-09 e-issn: 2319 4200, p-issn No. : 2319 4197 Modifying the Scan Chains in Sequential Circuit to Reduce Leakage
More informationDESIGN OF DOUBLE PULSE TRIGGERED FLIP-FLOP BASED ON SIGNAL FEED THROUGH SCHEME
Scientific Journal Impact Factor (SJIF): 1.711 e-issn: 2349-9745 p-issn: 2393-8161 International Journal of Modern Trends in Engineering and Research www.ijmter.com DESIGN OF DOUBLE PULSE TRIGGERED FLIP-FLOP
More informationDESIGN AND SIMULATION OF A CIRCUIT TO PREDICT AND COMPENSATE PERFORMANCE VARIABILITY IN SUBMICRON CIRCUIT
DESIGN AND SIMULATION OF A CIRCUIT TO PREDICT AND COMPENSATE PERFORMANCE VARIABILITY IN SUBMICRON CIRCUIT Sripriya. B.R, Student of M.tech, Dept of ECE, SJB Institute of Technology, Bangalore Dr. Nataraj.
More informationDesign of Low Power Universal Shift Register
Design of Low Power Universal Shift Register 1 Saranya.M, 2 V.Vijayakumar, 3 T.Ravi, 4 V.Kannan 1 M.Tech-VLSI design, Sathyabama University, Jeppiaar Nagar, Rajiv Gandhi Salai, Chennai 119 2 Assistant
More informationUNIT 11 LATCHES AND FLIP-FLOPS
UNIT 11 LATCHE AN FLIP-FLOP pring 2011 Latches and Flip-Flops 2 Contents et-eset latch Gated latch Edge-triggered flip-flop - flip-flop J-K flip-flop T flip-flop Flip-flops with additional inputs eading
More informationResearch Article Ultra Low Power, High Performance Negative Edge Triggered ECRL Energy Recovery Sequential Elements with Power Clock Gating
Research Journal of Applied Sciences, Engineering and Technology 7(16): 3312-3319, 2014 DOI:10.19026/rjaset.7.676 ISSN: 2040-7459; e-issn: 2040-7467 2014 Maxwell Scientific Publication Corp. Submitted:
More informationA Novel Low-overhead Delay Testing Technique for Arbitrary Two-Pattern Test Application
A Novel Low-overhead elay Testing Technique for Arbitrary Two-Pattern Test Application Swarup Bhunia, Hamid Mahmoodi, Arijit Raychowdhury, and Kaushik Roy School of Electrical and Computer Engineering,
More informationDesign And Analysis of Clocked Subsystem Elements Using Leakage Reduction Technique
Design And Analysis of Clocked Subsystem Elements Using Leakage Reduction Technique Sanjay Singh, S.K. Singh, Mahesh Kumar Singh, Raj Kumar Sagar Abstract As the density and operating speed of CMOS VLSI
More informationPERFORMANCE ANALYSIS OF POWER GATING TECHNIQUES IN 4-BIT SISO SHIFT REGISTER CIRCUITS
Journal of Engineering Science and Technology Vol. 12, No. 12 (2017) 3203-3214 School of Engineering, Taylor s University PERFORMANCE ANALYSIS OF POWER GATING TECHNIQUES IN 4-BIT SISO SHIFT REGISTER CIRCUITS
More informationLOW-POWER CLOCK DISTRIBUTION IN EDGE TRIGGERED FLIP-FLOP
LOW-POWER CLOCK DISTRIBUTION IN EDGE TRIGGERED FLIP-FLOP Rahul Yadav 1, Rahul Shrivastava 2, Vijay Yadav 3 1 M.Tech Scholar, 2 Asst. Prof., 3 Asst. Prof Department of Electronics and Communication Engineering,
More informationELEC 4609 IC DESIGN TERM PROJECT: DYNAMIC PRSG v1.2
ELEC 4609 IC DESIGN TERM PROJECT: DYNAMIC PRSG v1.2 The goal of this project is to design a chip that could control a bicycle taillight to produce an apparently random flash sequence. The chip should operate
More informationArea Efficient Pulsed Clock Generator Using Pulsed Latch Shift Register
International Journal for Modern Trends in Science and Technology Volume: 02, Issue No: 10, October 2016 http://www.ijmtst.com ISSN: 2455-3778 Area Efficient Pulsed Clock Generator Using Pulsed Latch Shift
More informationGLITCH FREE NAND BASED DCDL IN PHASE LOCKED LOOP APPLICATION
GLITCH FREE NAND BASED DCDL IN PHASE LOCKED LOOP APPLICATION S. Karpagambal 1 and M. S. Thaen Malar 2 1 VLSI Design, Sona College of Technology, Salem, India 2 Department of Electronics and Communication
More informationLEAKAGE POWER REDUCTION AND ANALYSIS OF CMOS SEQUENTIAL CIRCUITS
LEAKAGE POWER REDUCTION AND ANALYSIS OF CMOS SEQUENTIAL CIRCUITS M. Janaki Rani 1 and S. Malarkann 2 1 Research Scholar, Sathyabama University, Chennai -119, Tamilnadu janakiranimathi@gmail.com 2 Principal,
More informationII. ANALYSIS I. INTRODUCTION
Characterizing Dynamic and Leakage Power Behavior in Flip-Flops R. Ramanarayanan, N. Vijaykrishnan and M. J. Irwin Dept. of Computer Science and Engineering Pennsylvania State University, PA 1682 Abstract
More informationdata and is used in digital networks and storage devices. CRC s are easy to implement in binary
Introduction Cyclic redundancy check (CRC) is an error detecting code designed to detect changes in transmitted data and is used in digital networks and storage devices. CRC s are easy to implement in
More informationD flip flops for Linear Response Shift Register in CMOS technology
D flip flops for Linear Response Shift Register in CMOS technology J.Hinay shelly, B.Craige Shreen Electronics & Communication Engineering, Bharati Vidyapeeth s College of Engineering, A4, Paschim Vihar,
More informationHIGH PERFORMANCE AND LOW POWER ASYNCHRONOUS DATA SAMPLING WITH POWER GATED DOUBLE EDGE TRIGGERED FLIP-FLOP
HIGH PERFORMANCE AND LOW POWER ASYNCHRONOUS DATA SAMPLING WITH POWER GATED DOUBLE EDGE TRIGGERED FLIP-FLOP 1 R.Ramya, 2 C.Hamsaveni 1,2 PG Scholar, Department of ECE, Hindusthan Institute Of Technology,
More informationSYNCHRONOUS DERIVED CLOCK AND SYNTHESIS OF LOW POWER SEQUENTIAL CIRCUITS *
SYNCHRONOUS DERIVED CLOCK AND SYNTHESIS OF LOW POWER SEUENTIAL CIRCUITS * Wu Xunwei (Department of Electronic Engineering Hangzhou University Hangzhou 328) ing Wu Massoud Pedram (Department of Electrical
More informationLow-Power and Area-Efficient Shift Register Using Pulsed Latches
Low-Power and Area-Efficient Shift Register Using Pulsed Latches G.Sunitha M.Tech, TKR CET. P.Venkatlavanya, M.Tech Associate Professor, TKR CET. Abstract: This paper proposes a low-power and area-efficient
More informationInternational Journal of Advancements in Research & Technology, Volume 2, Issue5, May ISSN
International Journal of Advancements in Research & Technology, Volume 2, Issue5, May-2013 5 Studying Impact of Various Leakage Current Reduction Techniques on Different D-Flip Flop Architectures Anbarasu.W,
More informationLOW POWER LEVEL CONVERTING FLIP-FLOP DESIGN BY USING CONDITIONAL DISCHARGE TECHNIQUE
LOW POWER LEVEL CONVERTING FLIP-FLOP DESIGN BY USING CONDITIONAL DISCHARGE TECHNIQUE Keerthana S Assistant Professor, Department of Electronics and Telecommunication Engineering Karpagam College of Engineering
More informationModified Ultra-Low Power NAND Based Multiplexer and Flip-Flop
IJSTE - International Journal of Science Technology & Engineering Volume 2 Issue 06 December 2015 ISSN (online): 2349-784X Modified Ultra-Low Power NAND Based Multiplexer and Flip-Flop Amit Saraswat Chanpreet
More informationModeling and designing of Sense Amplifier based Flip-Flop using Cadence tool at 45nm
Modeling and designing of Sense Amplifier based Flip-Flop using Cadence tool at 45nm Akhilesh Tiwari1 and Shyam Akashe2 1Research Scholar, ITM University, Gwalior, India antrixman75@gmail.com 2Associate
More informationLow Power D Flip Flop Using Static Pass Transistor Logic
Low Power D Flip Flop Using Static Pass Transistor Logic 1 T.SURIYA PRABA, 2 R.MURUGASAMI PG SCHOLAR, NANDHA ENGINEERING COLLEGE, ERODE, INDIA Abstract: Minimizing power consumption is vitally important
More informationPower Efficient Design of Sequential Circuits using OBSC and RTPG Integration
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 2, Issue. 9, September 2013,
More informationAbstract 1. INTRODUCTION. Cheekati Sirisha, IJECS Volume 05 Issue 10 Oct., 2016 Page No Page 18532
www.ijecs.in International Journal Of Engineering And Computer Science ISSN: 2319-7242 Volume 5 Issue 10 Oct. 2016, Page No. 18532-18540 Pulsed Latches Methodology to Attain Reduced Power and Area Based
More informationEEC 118 Lecture #9: Sequential Logic. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #9: Sequential Logic Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Outline Review: Static CMOS Logic Finish Static CMOS transient analysis Sequential
More informationAN EFFICIENT LOW POWER DESIGN FOR ASYNCHRONOUS DATA SAMPLING IN DOUBLE EDGE TRIGGERED FLIP-FLOPS
AN EFFICIENT LOW POWER DESIGN FOR ASYNCHRONOUS DATA SAMPLING IN DOUBLE EDGE TRIGGERED FLIP-FLOPS NINU ABRAHAM 1, VINOJ P.G 2 1 P.G Student [VLSI & ES], SCMS School of Engineering & Technology, Cochin,
More informationECE321 Electronics I
ECE321 Electronics I Lecture 25: Sequential Logic: Flip-flop Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Tuesday 2:00-3:00PM or by appointment E-mail: pzarkesh.unm.edu Slide: 1 Review of Last
More informationLOW POWER BASED DUAL MODE LOGIC GATES USING POWER GATING TECHNIQUE
LOW POWER BASED DUAL MODE LOGIC GATES USING POWER GATING TECHNIQUE Swapnil S. Patil 1, Sagar S. Pathak 2, Rahul R. Kathar 3, D. S. Patil 4 123 Pursuing M. Tech, Dept. of Electronics Engineering & Technology,
More informationComparative Analysis of low area and low power D Flip-Flop for Different Logic Values
The International Journal Of Engineering And Science (IJES) Volume 3 Issue 8 Pages 15-19 2014 ISSN (e): 2319 1813 ISSN (p): 2319 1805 Comparative Analysis of low area and low power D Flip-Flop for Different
More informationInternational Journal Of Global Innovations -Vol.6, Issue.I Paper Id: SP-V6-I1-P46 ISSN Online:
ANALYSIS OF LOW-POWER AND AREA-EFFICIENT SHIFT REGISTERS USING PULSED LATCH #1 GUNTI SUMANJALI, M.Tech Student, #2 V.SRIDHAR, Assistant Professor, Dept of ECE, MOTHER THERESSA COLLEGE OF ENGINEERING &
More informationFully Static and Compressed Topology Using Power Saving in Digital circuits for Reduced Transistor Flip flop
Fully Static and Compressed Topology Using Power Saving in Digital circuits for Reduced Transistor Flip flop 1 S.Mounika & 2 P.Dhaneef Kumar 1 M.Tech, VLSIES, GVIC college, Madanapalli, mounikarani3333@gmail.com
More informationA low jitter clock and data recovery with a single edge sensing Bang-Bang PD
LETTER IEICE Electronics Express, Vol.11, No.7, 1 6 A low jitter clock and data recovery with a single edge sensing Bang-Bang PD Taek-Joon Ahn, Sang-Soon Im, Yong-Sung Ahn, and Jin-Ku Kang a) Department
More informationDesign of New Dual Edge Triggered Sense Amplifier Flip-Flop with Low Area and Power Efficient
Design of New Dual Edge Triggered Sense Amplifier Flip-Flop with Low Area and Power Efficient Ms. Sheik Shabeena 1, R.Jyothirmai 2, P.Divya 3, P.Kusuma 4, Ch.chiranjeevi 5 1 Assistant Professor, 2,3,4,5
More informationSequencing. Lan-Da Van ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall,
Sequencing ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2013 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Outlines Introduction Sequencing
More informationReport on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533
Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop Course project for ECE533 I. Objective: REPORT-I The objective of this project is to design a 4-bit counter and implement it into a chip
More informationComparison of Conventional low Power Flip Flops with Pulse Triggered Generation using Signal Feed through technique
Comparison of Conventional low Power Flip Flops with Pulse Triggered Generation using Signal Feed through technique 1 Inder Singh, 2 Vinay Kumar 1 M.tech Scholar, 2Assistant Professor (ECE) 1 VLSI Design,
More informationDesign of Low Power and Area Efficient Pulsed Latch Based Shift Register
Design of Low Power and Area Efficient Pulsed Latch Based Shift Register 1 ANUSHA KORE, 2 Dr. S.A.MUZEER Department of ECE Megha Institute of Engineering & Technology For women s Edulabad, Ghatkesar mandal,
More informationDesign of Pulse Triggered Flip Flop Using Conditional Pulse Enhancement Technique
Design of Pulse Triggered Flip Flop Using Conditional Pulse Enhancement Technique NAVEENASINDHU P 1, MANIKANDAN N 2 1 M.E VLSI Design, TRP Engineering College (SRM GROUP), Tiruchirappalli 621 105, India,2,
More informationA Modified Static Contention Free Single Phase Clocked Flip-flop Design for Low Power Applications
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.8, NO.5, OCTOBER, 08 ISSN(Print) 598-657 https://doi.org/57/jsts.08.8.5.640 ISSN(Online) -4866 A Modified Static Contention Free Single Phase Clocked
More informationDesign of Low Power D-Flip Flop Using True Single Phase Clock (TSPC)
Design of Low Power D-Flip Flop Using True Single Phase Clock (TSPC) Swetha Kanchimani M.Tech (VLSI Design), Mrs.Syamala Kanchimani Associate Professor, Miss.Godugu Uma Madhuri Assistant Professor, ABSTRACT:
More informationMemory elements. Topics. Memory element terminology. Variations in memory elements. Clock terminology. Memory element parameters. clock.
Topics! Memory elements.! Basics of sequential machines. Memory elements! Stores a value as controlled by clock.! May have load signal, etc.! In CMOS, memory is created by:! capacitance (dynamic);! feedback
More informationAN OPTIMIZED IMPLEMENTATION OF MULTI- BIT FLIP-FLOP USING VERILOG
AN OPTIMIZED IMPLEMENTATION OF MULTI- BIT FLIP-FLOP USING VERILOG 1 V.GOUTHAM KUMAR, Pg Scholar In Vlsi, 2 A.M.GUNA SEKHAR, M.Tech, Associate. Professor, ECE Department, 1 gouthamkumar.vakkala@gmail.com,
More informationDESIGN AND SIMULATION OF LOW POWER JK FLIP-FLOP AT 45 NANO METER TECHNOLOGY
DESIGN AND SIMULATION OF LOW POWER JK FLIP-FLOP AT 45 NANO METER TECHNOLOGY 1 Anshu Mittal, 2 Jagpal Singh Ubhi Department of Electronics and Communication Engineering, Sant Longowal Institute of Engineering
More informationDesign of Fault Coverage Test Pattern Generator Using LFSR
Design of Fault Coverage Test Pattern Generator Using LFSR B.Saritha M.Tech Student, Department of ECE, Dhruva Institue of Engineering & Technology. Abstract: A new fault coverage test pattern generator
More informationArea-efficient high-throughput parallel scramblers using generalized algorithms
LETTER IEICE Electronics Express, Vol.10, No.23, 1 9 Area-efficient high-throughput parallel scramblers using generalized algorithms Yun-Ching Tang 1, 2, JianWei Chen 1, and Hongchin Lin 1a) 1 Department
More informationADVANCES in NATURAL and APPLIED SCIENCES
ADVANCES in NATURAL and APPLIED SCIENCES ISSN: 1995-0772 Published BYAENSI Publication EISSN: 1998-1090 http://www.aensiweb.com/anas 2017 June 11(8): pages 440-448 Open Access Journal Design of 8-Bit Shift
More informationEfficient Architecture for Flexible Prescaler Using Multimodulo Prescaler
Efficient Architecture for Flexible Using Multimodulo G SWETHA, S YUVARAJ Abstract This paper, An Efficient Architecture for Flexible Using Multimodulo is an architecture which is designed from the proposed
More informationA Design for Improved Very Low Power Static Flip Flop Using Two Inverters and Five NORs
A Design for Improved Very Low Power Static Flip Flop Using Two Inverters and Five NORs Jogi Prakash 1, G. Someswara Rao 2, Ganesan P 3, G. Ravi Kishore 4, Sandeep Chilumula 5 1 M Tech Student, 2, 4, 5
More informationISSN:
191 Low Power Test Pattern Generator Using LFSR and Single Input Changing Generator (SICG) for BIST Applications A K MOHANTY 1, B P SAHU 2, S S MAHATO 3 Department of Electronics and Communication Engineering,
More informationDesign and Analysis of Custom Clock Buffers and a D Flip-Flop for Low Swing Clock Distribution Networks. A Thesis presented.
Design and Analysis of Custom Clock Buffers and a D Flip-Flop for Low Swing Clock Distribution Networks A Thesis presented by Mallika Rathore to The Graduate School in Partial Fulfillment of the Requirements
More informationTiming Error Detection: An Adaptive Scheme To Combat Variability EE241 Final Report Nathan Narevsky and Richard Ott {nnarevsky,
Timing Error Detection: An Adaptive Scheme To Combat Variability EE241 Final Report Nathan Narevsky and Richard Ott {nnarevsky, tomott}@berkeley.edu Abstract With the reduction of feature sizes, more sources
More informationLevel Converting Retention Flip-Flop for Low Standby Power Using LSSR Technique
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 6, Issue 5, Ver. II (Sep. - Oct. 2016), PP 01-06 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Level Converting Retention
More informationEL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP. Due İLKER KALYONCU, 10043
EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP Due 16.05. İLKER KALYONCU, 10043 1. INTRODUCTION: In this project we are going to design a CMOS positive edge triggered master-slave
More informationThe Impact of Device-Width Quantization on Digital Circuit Design Using FinFET Structures
EE 241 SPRING 2004 1 The Impact of Device-Width Quantization on Digital Circuit Design Using FinFET Structures Farhana Sheikh, Vidya Varadarajan {farhana, vidya}@eecs.berkeley.edu Abstract FinFET structures
More informationIC Layout Design of Decoders Using DSCH and Microwind Shaik Fazia Kausar MTech, Dr.K.V.Subba Reddy Institute of Technology.
IC Layout Design of Decoders Using DSCH and Microwind Shaik Fazia Kausar MTech, Dr.K.V.Subba Reddy Institute of Technology. T.Vijay Kumar, M.Tech Associate Professor, Dr.K.V.Subba Reddy Institute of Technology.
More informationLow Power High Speed Voltage Level Shifter for Sub- Threshold Operations
International Journal of Innovative Research in Electronics and Communications (IJIREC) Volume 1, Issue 5, August 2014, PP 34-41 ISSN 2349-4042 (Print) & ISSN 2349-4050 (Online) www.arcjournals.org Low
More informationDesign and Analysis of Modified Fast Compressors for MAC Unit
Design and Analysis of Modified Fast Compressors for MAC Unit Anusree T U 1, Bonifus P L 2 1 PG Student & Dept. of ECE & Rajagiri School of Engineering & Technology 2 Assistant Professor & Dept. of ECE
More informationReduction of Area and Power of Shift Register Using Pulsed Latches
I J C T A, 9(13) 2016, pp. 6229-6238 International Science Press Reduction of Area and Power of Shift Register Using Pulsed Latches Md Asad Eqbal * & S. Yuvaraj ** ABSTRACT The timing element and clock
More informationPak. J. Biotechnol. Vol. 14 (Special Issue II) Pp (2017) Parjoona V. and P. Manimegalai
ANALYSIS OF AREA DELAY OPTIMIZATION OF IMPROVED SPARSE CHANNEL ADDER Prajoona Valsalan,2 and P. Manimegalai 2 2 Karpagam University, Coimbatore, Tamil Nadu, India. Dhofar University, Salalah, Sultanate
More informationLOW POWER AND HIGH PERFORMANCE SHIFT REGISTERS USING PULSED LATCH TECHNIQUE
OI: 10.21917/ijme.2018.0088 LOW POWER AN HIGH PERFORMANCE SHIFT REGISTERS USING PULSE LATCH TECHNIUE Vandana Niranjan epartment of Electronics and Communication Engineering, Indira Gandhi elhi Technical
More information