A novel digital phase interpolation control for clock and data recovery circuit
|
|
- Anthony Hines
- 5 years ago
- Views:
Transcription
1 This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. IEICE Electronics Express, Vol.* No.*,*-* A novel digital phase interpolation control for clock and data recovery circuit Huihua Liu 1,2a), Lei Li 3, Ping Li 2 and Jun Zhang 3 1 School of Electronic Engineering, University of Electronic Science and Technology of China, No, 2006, Xiyuan Avenue, High-Tech West Zone, Chengdu , Sichuan, China 2 State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, No, 4, Section 2, North Jianshe Road, Chengdu , China 3 Research Institute of Electronic Science and Technology, University of Electronic Science and Technology of China No, 2006, Xiyuan Avenue, High-Tech West Zone, Chengdu , Sichuan, China a) lhhua@uestc.edu.cn Abstract: In this express, we present a new architecture of digital phase interpolation (PI) controller with clock and data loops, which can greatly reduce the jitter of recovery clock by reducing the probability of the coarse phase jumping and interpolating among several fine phases. A demo design was implemented using 0.13 μ m CMOS technology for verification, and the simulation results demonstrate that the recovered clock of the presented architecture has a peak to peak jitter no more than 29ps under 2.5Gbps received data, which shows no coarse phase dithering happening. The area of this proposed PI controller is only 0.1mm 2. Keywords: Clock and data recovery, digital phase interpolation, PI controller, data interpolation Classification: Integrated circuits IEICE 2015 DOI: /elex Received July 13, 2015 Accepted August 17, 2015 Publicized September 4, 2015 [1] Ming-ta. Hsieh: Ph.D thesis University of Minnesota, Minnesota (2008). [2] Rainer. Kreienkamp, Ulrich. Langmann, Christoph. Zimmermann, Takuma. Aoyama, and Hubert. Siedhoff: IEEE J. Solid-State Circuits 40 (2005) 736. [3] Wei. Xueming, Wang. Yiwen, Li. Ping, and Luo. Heping: Journal of Semiconductors 32 (2011) DOI: / /32/12/
2 [4] Behrooz. Abiri, Ravi. Shivnaraine, Ali. Sheikholeslami, Hirotaka. Tamura, and Masaya. Kibune: ISSCC Dig. Tech. Papers (2011) 154. [5] Kunal. Desai, and Vijay. Krishna: Vlsid. 24 th Conf. International Conference on VLSI Design (2011) 41. [6] Jinn-Yeh. Chien: U.S. Patent A1 (2010). [7] Yu-Hsin. Tseng, and Wen-Ching. Hsing: U.S. Patent B2 (2010). [8] Jri. Lee, Kenneth S. Kundert, and Behzad. Razavi: IEEE J. Solid-State Circuits 39 (2004) [9] A. Rezayee, and K. Martin: Proc. 29 th Conf. proceedings of the 2003 European Solid-State Circuits Conference (2003) 683. [10] D. Li, P. Chuang, and M. Sachdev: IEEE 11 th ISQED (2010) 853. [11] Jin-gook. KIM, Seung-jun. BAE, and Kwang-il PARK: U.S. Patent A1 (2009). 1. Introduction High speed serial link systems have gradually dominated parallel link systems in modern communications [1]. During a high speed serial transmission, usually a clock and data recovery (CDR) circuit is needed. CDR architectures can be classified according to the phase relationship between the received input data and the local clock at the receiver. Commonly CDR based on phase interpolator is used when the recovery data s rate below 10 Gbps [2], and more and more hybrid PIs are presented, which benefits from digitalization [3, 4, 5, 6]. A block diagram illustrating conventional phase interpolation based on CDR is plotted in Fig.1. The CDR circuit consists of delay elements, a phase interpolation core and a phase interpolation controller. The delay elements implemented in either PLL or DLL are used to generate complementary multi-phases, namely CK 1, CK 1_, CK N, and CK N_. Every clock cycle is divided into 2N phases, which are called coarse phases ψ in the express. A pair of adjacent coarse phases will be selected by the calibration state machine (CSM), which means that a degree of 180/N is interpolated. The PI delay cells are called fine phases ϕ in this express. And the corresponding fine phases are selected by the bi-directional shift-registers (BDSR) which include W shift cells. Fig. 1. Conventional CDR structure based on PI. 2
3 A coarse phase can be given as: Therefore, the total recovery clock phase can be given: ψ = W* ϕ (1) P= K* ψ + M* ϕ (2) where ψ is 180 / N, and M coming from W shift cells, means that M PI cells are selected, K N, M W. Due to the effect of nonlinear binary phase detector (PD), data s dithering, flip-flop s meta-stability and the quantified errors, the recovery clock may bang-bang among several fine phases, two conjoint coarse phases, or their combinations. What is worse, in general the arriving time of the CSM adding N:2 MUX to PI is different from that of BDSR module, for it s very difficult to match the delay of these two paths. Therefore, the recovery clock may jump among coarse phases with a comparatively high probability. When it takes place, a large phase jitter called the coarse-phase jitter will be generated [3, 5, 6], which will degrade the performance of our design. This express proposes a novel architecture to resolve the problem described above. In this architecture, Data Interpolator Loop (DIL) is employed to address this problem. The simulation results demonstrate that the new architecture can greatly reduce the occurrence probability of large jitter. 2. Topology description As described in Section 1, the coarse-phase jitter will be generated when the selected phases jump back and forth between two coarse phase edges, which will also degrade the performance of the recovery data. This section will first analyze the cause of coarse-phase jitter, and the proposed architecture will be presented later. 2.1 Cause of coarse-phase jitter As shown in Fig.1, the CSM chooses two conjoint differential signals, namely {CK, CK ;CK, CK ; 1 M N 1} and sends them to the phase M M_ M+1 M+1_ interpolator module. After being interpolated, four quadrature clock signals will be sent to PD module and be compared with the data. After that the phase information that the data leads or lags the clock is sent to digital filter, and the results of this digital filter are used to control the BDSR module. The BDSR shifts one bit right when an E_F pulse is received and also one fine phase will be interpolated, whereas the module will shift one bit left when a L_F pulse comes and also the PI will decrease by one fine phase. When all BDSR controllers are in the logic state of high, the module sends a carry pulse Incr, otherwise when all is in the logic state of low, a borrow pulse Dec is generated. The generated {Incr, Dec} signals will be inputted into CSM module. As described above, the negative feedback regulation 3
4 mechanism is established. The coarse phase dithering is shown in Fig.2 (a) and (b). Let us define the total jitter as below: Tj = Tf + Tc (3) where T f and T c represent the fine-phase and coarse-phase jitter respectively. (a) Fig. 2. (a) Coarse phase dithering. (b) Jitter happens between coarse and fine phases. A case of the coarse-phase jitter is described in Fig.2. At a time, the W-bit controllers of the bi-directional shift-registers are all ones and the carry or borrow signals are all zeros, which are given as below: C1, C2... C W = {1,1...1} (4) Incr = 0; Dec = 0 At the next time, if a left shift signal comes, the state of bi-directional shift-registers will change as. C1, C2... C W = {0,0...0} (5) Incr = 1; Dec = 0 But at the next point, if a right shift signal comes, the state of bi-directional shift-registers will change as. (b) C1, C2... C W = {1,1...1} Incr = 0; Dec = 1 As mentioned above, CDR based binary phase detector finally bang-bangs among several phases, rather than stabilizes at a certain phase. Therefore, if the (6) 4
5 above phenomenon continues, the jitter of the recovery clock will increase largely. To resolve this problem, in the patent [6], a thermal code generator is introduced, and in the paper [3], the redundant control logic was implemented by Wei Xueming. But there was no further analysis of the cause of coarse-phase jitter and all the solutions focused on the clock path. 2.2 Proposed topology The proposed topology is shown in Fig. 3. Compared with the conventional phase interpolator controller as shown in Fig.1, Data Interpolator Loop (DIL) is introduced to address the above mentioned problem as shown inside the box, and the proposed topology uses a sample finite state machine (FSM) to replace the complex CSM module. Besides, a clock management device (CMD) is used to provide different frequency clocks to all the digital modules. Fig. 3. Simplified topology of the proposed PI controller CW CK 0 0 C1 Incr Dec (a) Fig. 4. (a) Fine phase dithering. (b)jitter happens inside fine phases. As seen from Fig.4 (a) and (b), an example of the fine-phase jitter is described. When the CDR is locked, the carry or borrow signal {Incr, Dec} fixes at one of the (b) 5
6 three states {{1, 0}, {0, 1}, {0, 0}}. In our analysis, we suppose that they are in the state of {0, 0} and the fine-phase controllers output M-bit high values 1. The signal C k in Fig. 4(a) is one of the M-bit controllers. Different from Fig. 2, the final recovery clock swags only among several fine phases, avoiding jumping between two coarse phases under certain condition. Thus the total jitter can be reduced remarkably. 3. Circuits design 3.1. Improved PD Bang-Bang Phase Detectors are widely used in clock synchronization and data recovery since they provide high gain, work at high speed and are less sensitive to process variation [8]. And the Half-Alexander configuration is one of classical Bang-Bang PDs, which tracks a data signal and only needs half of clock frequency compared to full-rate PDs. The thesis [9] proposed a phase detector for half-rate bang-bang CDR circuit, as shown in Fig.5. DATA CK0 D D Q Q D0 D90 UP1 - CK0 + M U X UP CK90 UP2 CK180 D D Q Q D180 D270 DN1 - CK90 DN2 + M U X DN CK270 D0 Fig. 5. Half-rate Alexander phase detector. The phase detector uses four quadrature clocks to sample the data at 0, and 270, and output D 0, D 90, D l80 and D 270 signals respectively. Similar to a full-rate Alexander phase detector, the logic of phase detector can be given as follows: UP 1=D0 D 90, DN 1=D90 D180 (7) UP 2=D180 D 270, DN 2=D0 D270 (8) The phase detector adopts a completely symmetric design. However, when the PD operates at a very high transmitting bit rate, if a sum of a clock to output delay time (CK-Q delay) of the D flip-flops and a delay time of the XOR gates exceeds 1/4 clock cycle, an unpredicted glitch will be generated in the instruction signals {UP, DN}[7]. In other words, PD generates wrong phase-difference instruction signals {UP 1,DN 1 } or {UP 2,DN 2 }, which may deteriorate CDR performance. This express presents an improved PD, which eliminates the mismatch and also guarantees PD s reliability when it runs at very high speed. Seen from the below Fig.6, four D-flip-flops are added to resample D0, D90, D180 and D270, which 6
7 can ensure that the phase instruction signals {UP 1, DN 1 } take place at the same time, and so do the signals {UP 2, DN 2 }. Similarly a selecting device includes four D-flip-flops to sample the XOR output signals. So the proposed PD guarantees the sequence of all critical paths. According to the relationship between the input signal and the clock,the clock lagging the data, ideally the UP signal varies and the DN signal keeps low. Suppose that the delay would occur as mentioned [7], given the delay time t=300ps (exceeds 1/4 clock cycle, where one cycle period is 800ps). Through the theory analysis under such condition above, the half-rate Alexander PD has glitches. And from simulated by the half-rate Alexander PD and the improved PD in Fig. 7, where the solid lines {UP 1, DN 1 } and {UP 2, DN 2 } are ideal signals, and the dash lines are actual signals, the conventional structure generates glitches, while there are no glitches in the novel PD. It can be concluded that the improved structure prevents the generation of glitch. Fig. 6. Improved half-rate PD. DATA_IN CK0/180 CK90/270 D0 D90 D180 D270 UP1 UP2 DN1 DN2 DATA_IN CK0/180 CK90/270 D0 D90 D180 D270 D0_1 D90_1 D180_1 D270_1 UP1 UP2 DN1 DN2 UP DN (a) UP DN Fig. 7. (a) Simulated by the conventional PD (b) (b) Simulated by the improved PD 3.2. Finite State Machine Module The FSM module includes one pair, which is gray coding counter and decoder. Gray coder is a binary numeral system in which two successive values differ by only one bit and that is originally designed to prevent spurious output from 7
8 electromechanical switches. First after the FSM module is initialized, the gray code counter is set at {000}. Then the counter receives the indicator signals {Incr, Dec} from the BDSR and changes one bit on which rising edge. If the signals {Incr, Dec} change from {0, 0} to {1, 0}, the counter adds one. If the signals change from {0, 0} to {0, 1}, the counter subtracts one. While the signals remain unchanged, the counter doesn t count. It is noted that the signals {Incr, Dec} cannot be {1, 1} since the BDSR module avoids this state. The decoder is associated to the gray code counter, which produces differential clock phase controller signals according to the counter. These generated signals are sent to the Multiplexer to choose phases of PLL or DLL. And then the chosen phases are interpolated by the PI module. Table I lists the relation among the gray coding counter, the decoder sequence and the coarse phases, in which we don t list the complementary coarse phases. Table I. Relation of coding/decoding and coarse phase. Gray Code Counter Decoder Sequence Quad Decoder Sequence Coarse Phase Range , , , , , , , , Data interpolator Module When the BDSR sends a carry or borrow signal, the coarse phase shifts π / N radian. If the coarse phases have experienced 2π phase rotation and the indicator signals continue to bang-bang after the reference clock is locked, we may think that the recovery clock falls into the boundary of two coarse phases and can t jump out of this state. Thus, the module will interpolate some delay to the data, changing the initial phase difference of the reference clock and the received data, and making the recovery clock track the interpolated data again. Based on the form signals {Incr, Dec} and the number of pulses, the module produces four control signals {CTR1, CTR2, CTR3, and CTR4} to interpolate the corresponding delay to the data. The CDR completes recovering clock and data experiences two periods. Firstly, the recovery clock tracks the data s phase. Secondly, when the CDR stabilizes, the recovery clock bang bangs among several phases. So under the first period, the DIL doesn t operate in order to avoid effecting the normal operation, and two main methods have been adopted. The first one is that the effective time of the signal CTR1 is about 5us longer than the time that the coarse phases have rotated 2π after the reference clock (PLL or DLL) is locked in the design. As depicted in Subsection 3.2, when a high pulse is generated on the signal Incr or Dec, the coarse phase rotates π / N radian. Therefore it s easy to set a suitable beginning time for the data delay control signals. The other one is to set the time 8
9 gap between {CTR1, CTR2}, {CTR2, CTR3}, and {CTR3, CTR4} longer than the full 2π coarse phase for when the data phase changes, the loops have enough time to recover. The DIL need not interpolate very accurate delay to the data because its main function is to prevent the CDR to fall into the dead zone and if we change the initial condition, which can jump over it. From an example simulation waveform of Fig.8, when the data interpolator control signals {CTR1, CTR2, CTR3} change from low to high, an appropriate delay {t1, t2, t3} is interpolated to the signal DATA_IN. In this case, after it is interpolated three times, the CDR stabilizes. So the data need not be interpolated more, and the signal CTR4 remains unchanged. Fig. 8. Simulate by delay control. 4. Simulation results To verify the dual-loop PI controller architecture, a SerDes circuit has been implemented using the CMOS 0.13 μ m process. Fig. 9 is a layout of the circuit. The Data interpolator module only occupies about ten percent of the CDR controller layout area, 0.1mm 2. Fig. 9. SerDes layout including CDR controller. The CDR is simulated with 1.25GHz reference clock provided by four differential-stage PLL, 2.5Gbps received data, and the various initial phase differences between the received data and the reference clock are studied. In the demo design, CTR1, CTR2, CTR3 and CTR4 separately control to interpolate 50ps, 70ps, 100ps and 130ps delay to the received data. Through comparing the phase difference between the reference clock and the data, the CDR system recovers clock and data. However, the initial phase 9
10 difference is uncertain, for the serial data streams are sent without an accompanying clock signal. And as analyzed in the sections above, the occurrence of large dithering is that the CDR falls into the dead zone and jumps among coarse phases. So in order to compare the presented CDR with the conventional structure, different initial phase difference is studied. By setting a phase step 50ps and swapping within a full clock cycle, the large dithering can be found. For example, suppose that the initial phase difference of the reference clock and the received data is 50ps, and compared with the PI controller by using single loop. Fig.10 (a) and (b) plot the corresponding results. Simulation shows that the presented CDR only causes 28ps dithering, while the single loop PI causes a peak to peak recovery clock jitter of 205.5ps under the worst case, obviously where the coarse phase dithering occurs. Furthermore, in a full clock cycle, different phases are simulated in Fig.11. Where the x-coordinate represents initial phase difference between the received data and the reference clock, and the y-coordinate represents peak to peak jitter of the recovered clock corresponding to x-coordinate. In Fig.11 the little dots denote clock jitter of the single loop, while the little triangles are that of the dual loops. From the figure, the maximum jitter is no more than 29ps in our design, while to the single loop PI, there are four cases in which the peak to peak recovery clock jitter is about 200ps under the worst conditions. (a) (b) Fig. 10. (a) Recovery clock jitter of Single loop controller. (b) Recovery clock jitter of dual loop controller. 10
11 DLrecCK-jitter SLrecCK-jitter 180 Jitter in the recovered clock(ps) Initial phase difference between the received data and the reference clock(radian) Fig. 11. Simulated the recovery clock. As mentioned in the express, only when the system meets some conditions CDR may occur the coarse phase dithering. It can be concluded that the new architecture can reduce the occurrence probability further more. 5. Conclusion In conclusion, a dual loop PI controller is presented in this express, which can reduce the probability of the coarse phase jumping, and also the recovery clock can be interpolated among several fine phases. Thus, the peak to peak jitter of the interpolated clock is reduced. Since the proposed PI controller is based on digital logic operations, it can be used in many architectures of CDR. Acknowledgments The authors thank ASIC Team for providing advice and discussion. 11
A low jitter clock and data recovery with a single edge sensing Bang-Bang PD
LETTER IEICE Electronics Express, Vol.11, No.7, 1 6 A low jitter clock and data recovery with a single edge sensing Bang-Bang PD Taek-Joon Ahn, Sang-Soon Im, Yong-Sung Ahn, and Jin-Ku Kang a) Department
More informationA 5-Gb/s Half-rate Clock Recovery Circuit in 0.25-μm CMOS Technology
A 5-Gb/s Half-rate Clock Recovery Circuit in 0.25-μm CMOS Technology Pyung-Su Han Dept. of Electrical and Electronic Engineering Yonsei University Seoul, Korea ps@tera.yonsei.ac.kr Woo-Young Choi Dept.
More informationEfficient 500 MHz Digital Phase Locked Loop Implementation sin 180nm CMOS Technology
Efficient 500 MHz Digital Phase Locked Loop Implementation sin 180nm CMOS Technology Akash Singh Rawat 1, Kirti Gupta 2 Electronics and Communication Department, Bharati Vidyapeeth s College of Engineering,
More informationISSCC 2006 / SESSION 18 / CLOCK AND DATA RECOVERY / 18.6
18.6 Data Recovery and Retiming for the Fully Buffered DIMM 4.8Gb/s Serial Links Hamid Partovi 1, Wolfgang Walthes 2, Luca Ravezzi 1, Paul Lindt 2, Sivaraman Chokkalingam 1, Karthik Gopalakrishnan 1, Andreas
More informationPAPER A 1.25-Gb/s Digitally-Controlled Dual-Loop Clock and Data Recovery Circuit with Enhanced Phase Resolution
IEICE TRANS. ELECTRON., VOL.E90 C, NO.1 JANUARY 2007 165 PAPER A 1.25-Gb/s Digitally-Controlled Dual-Loop Clock and Data Recovery Circuit with Enhanced Phase Resolution Chang-Kyung SEONG a), Seung-Woo
More informationIN A SERIAL-LINK data transmission system, a data clock
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 9, SEPTEMBER 2006 827 DC-Balance Low-Jitter Transmission Code for 4-PAM Signaling Hsiao-Yun Chen, Chih-Hsien Lin, and Shyh-Jye
More informationGLITCH FREE NAND BASED DCDL IN PHASE LOCKED LOOP APPLICATION
GLITCH FREE NAND BASED DCDL IN PHASE LOCKED LOOP APPLICATION S. Karpagambal 1 and M. S. Thaen Malar 2 1 VLSI Design, Sona College of Technology, Salem, India 2 Department of Electronics and Communication
More informationObjectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath
Objectives Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath In the previous chapters we have studied how to develop a specification from a given application, and
More informationDesign of a Low Power and Area Efficient Flip Flop With Embedded Logic Module
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 10, Issue 6, Ver. II (Nov - Dec.2015), PP 40-50 www.iosrjournals.org Design of a Low Power
More informationPower Reduction and Glitch free MUX based Digitally Controlled Delay-Lines
Power Reduction and Glitch free MUX based Digitally Controlled Delay-Lines MARY PAUL 1, AMRUTHA. E 2 1 (PG Student, Dhanalakshmi Srinivasan College of Engineering, Coimbatore) 2 (Assistant Professor, Dhanalakshmi
More informationIC Design of a New Decision Device for Analog Viterbi Decoder
IC Design of a New Decision Device for Analog Viterbi Decoder Wen-Ta Lee, Ming-Jlun Liu, Yuh-Shyan Hwang and Jiann-Jong Chen Institute of Computer and Communication, National Taipei University of Technology
More informationA NOVEL DESIGN OF COUNTER USING TSPC D FLIP-FLOP FOR HIGH PERFORMANCE AND LOW POWER VLSI DESIGN APPLICATIONS USING 45NM CMOS TECHNOLOGY
A NOVEL DESIGN OF COUNTER USING TSPC D FLIP-FLOP FOR HIGH PERFORMANCE AND LOW POWER VLSI DESIGN APPLICATIONS USING 45NM CMOS TECHNOLOGY Ms. Chaitali V. Matey 1, Ms. Shraddha K. Mendhe 2, Mr. Sandip A.
More informationSequencing. Lan-Da Van ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall,
Sequencing ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2013 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Outlines Introduction Sequencing
More informationAN EFFICIENT LOW POWER DESIGN FOR ASYNCHRONOUS DATA SAMPLING IN DOUBLE EDGE TRIGGERED FLIP-FLOPS
AN EFFICIENT LOW POWER DESIGN FOR ASYNCHRONOUS DATA SAMPLING IN DOUBLE EDGE TRIGGERED FLIP-FLOPS NINU ABRAHAM 1, VINOJ P.G 2 1 P.G Student [VLSI & ES], SCMS School of Engineering & Technology, Cochin,
More informationGlitch Free Strobe Control Based Digitally Controlled Delay Lines
Glitch Free Strobe Control Based Digitally Controlled Delay Lines V.Chanakya 1,K.S.Murugesan 2 PG Scholar, Department of ECE, Velalar College of, Tamilnadu, India 1 Assistant Professor, Department of ECE,
More informationLaboratory 4. Figure 1: Serdes Transceiver
Laboratory 4 The purpose of this laboratory exercise is to design a digital Serdes In the first part of the lab, you will design all the required subblocks for the digital Serdes and simulate them In part
More informationINTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET)
INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) Proceedings of the 2 nd International Conference on Current Trends in Engineering and Management ICCTEM -2014 ISSN
More informationA Low Power Delay Buffer Using Gated Driver Tree
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) ISSN: 2319 4200, ISBN No. : 2319 4197 Volume 1, Issue 4 (Nov. - Dec. 2012), PP 26-30 A Low Power Delay Buffer Using Gated Driver Tree Kokkilagadda
More informationDigital Correction for Multibit D/A Converters
Digital Correction for Multibit D/A Converters José L. Ceballos 1, Jesper Steensgaard 2 and Gabor C. Temes 1 1 Dept. of Electrical Engineering and Computer Science, Oregon State University, Corvallis,
More informationA Modified Static Contention Free Single Phase Clocked Flip-flop Design for Low Power Applications
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.8, NO.5, OCTOBER, 08 ISSN(Print) 598-657 https://doi.org/57/jsts.08.8.5.640 ISSN(Online) -4866 A Modified Static Contention Free Single Phase Clocked
More informationLogic Design II (17.342) Spring Lecture Outline
Logic Design II (17.342) Spring 2012 Lecture Outline Class # 03 February 09, 2012 Dohn Bowden 1 Today s Lecture Registers and Counters Chapter 12 2 Course Admin 3 Administrative Admin for tonight Syllabus
More informationCMOS Low Power, High Speed Dual- Modulus32/33Prescalerin sub-nanometer Technology
IJSTE International Journal of Science Technology & Engineering Vol. 1, Issue 1, July 2014 ISSN(online): 2349-784X CMOS Low Power, High Speed Dual- Modulus32/33Prescalerin sub-nanometer Technology Dabhi
More informationDesign of High Speed Phase Frequency Detector in 0.18 μm CMOS Process for PLL Application
Design of High Speed Phase Frequency Detector in 0.18 μm CMOS Process for PLL Application Prof. Abhinav V. Deshpande Assistant Professor Department of Electronics & Telecommunication Engineering Prof.
More informationHigh Speed 8-bit Counters using State Excitation Logic and their Application in Frequency Divider
High Speed 8-bit Counters using State Excitation Logic and their Application in Frequency Divider Ranjith Ram. A 1, Pramod. P 2 1 Department of Electronics and Communication Engineering Government College
More informationEE241 - Spring 2005 Advanced Digital Integrated Circuits
EE241 - Spring 2005 Advanced Digital Integrated Circuits Lecture 21: Asynchronous Design Synchronization Clock Distribution Self-Timed Pipelined Datapath Req Ack HS Req Ack HS Req Ack HS Req Ack Start
More informationDesign of an Efficient Low Power Multi Modulus Prescaler
International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 6, Issue 3 (March 2013), PP. 15-22 Design of an Efficient Low Power Multi Modulus
More informationAdvanced Devices. Registers Counters Multiplexers Decoders Adders. CSC258 Lecture Slides Steve Engels, 2006 Slide 1 of 20
Advanced Devices Using a combination of gates and flip-flops, we can construct more sophisticated logical devices. These devices, while more complex, are still considered fundamental to basic logic design.
More informationFinal Exam review: chapter 4 and 5. Supplement 3 and 4
Final Exam review: chapter 4 and 5. Supplement 3 and 4 1. A new type of synchronous flip-flop has the following characteristic table. Find the corresponding excitation table with don t cares used as much
More informationEfficient Architecture for Flexible Prescaler Using Multimodulo Prescaler
Efficient Architecture for Flexible Using Multimodulo G SWETHA, S YUVARAJ Abstract This paper, An Efficient Architecture for Flexible Using Multimodulo is an architecture which is designed from the proposed
More informationPICOSECOND TIMING USING FAST ANALOG SAMPLING
PICOSECOND TIMING USING FAST ANALOG SAMPLING H. Frisch, J-F Genat, F. Tang, EFI Chicago, Tuesday 6 th Nov 2007 INTRODUCTION In the context of picosecond timing, analog detector pulse sampling in the 10
More informationFully Static and Compressed Topology Using Power Saving in Digital circuits for Reduced Transistor Flip flop
Fully Static and Compressed Topology Using Power Saving in Digital circuits for Reduced Transistor Flip flop 1 S.Mounika & 2 P.Dhaneef Kumar 1 M.Tech, VLSIES, GVIC college, Madanapalli, mounikarani3333@gmail.com
More informationISSN Vol.08,Issue.24, December-2016, Pages:
ISSN 2348 2370 Vol.08,Issue.24, December-2016, Pages:4666-4671 www.ijatir.org Design and Analysis of Shift Register using Pulse Triggered Latches N. NEELUFER 1, S. RAMANJI NAIK 2, B. SURESH BABU 3 1 PG
More informationAbstract 1. INTRODUCTION. Cheekati Sirisha, IJECS Volume 05 Issue 10 Oct., 2016 Page No Page 18532
www.ijecs.in International Journal Of Engineering And Computer Science ISSN: 2319-7242 Volume 5 Issue 10 Oct. 2016, Page No. 18532-18540 Pulsed Latches Methodology to Attain Reduced Power and Area Based
More informationLFSR Counter Implementation in CMOS VLSI
LFSR Counter Implementation in CMOS VLSI Doshi N. A., Dhobale S. B., and Kakade S. R. Abstract As chip manufacturing technology is suddenly on the threshold of major evaluation, which shrinks chip in size
More informationDesign of a High Frequency Dual Modulus Prescaler using Efficient TSPC Flip Flop using 180nm Technology
Design of a High Frequency Dual Modulus Prescaler using Efficient TSPC Flip Flop using 180nm Technology Divya shree.m 1, H. Venkatesh kumar 2 PG Student, Dept. of ECE, Nagarjuna College of Engineering
More informationChapter 6. sequential logic design. This is the beginning of the second part of this course, sequential logic.
Chapter 6. sequential logic design This is the beginning of the second part of this course, sequential logic. equential logic equential circuits simple circuits with feedback latches edge-triggered flip-flops
More informationIN DIGITAL transmission systems, there are always scramblers
558 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 7, JULY 2006 Parallel Scrambler for High-Speed Applications Chih-Hsien Lin, Chih-Ning Chen, You-Jiun Wang, Ju-Yuan Hsiao,
More informationRS flip-flop using NOR gate
RS flip-flop using NOR gate Triggering and triggering methods Triggering : Applying train of pulses, to set or reset the memory cell is known as Triggering. Triggering methods:- There are basically two
More informationEITF35: Introduction to Structured VLSI Design
EITF35: Introduction to Structured VLSI Design Part 4.2.1: Learn More Liang Liu liang.liu@eit.lth.se 1 Outline Crossing clock domain Reset, synchronous or asynchronous? 2 Why two DFFs? 3 Crossing clock
More informationLogic and Computer Design Fundamentals. Chapter 7. Registers and Counters
Logic and Computer Design Fundamentals Chapter 7 Registers and Counters Registers Register a collection of binary storage elements In theory, a register is sequential logic which can be defined by a state
More informationGuidance For Scrambling Data Signals For EMC Compliance
Guidance For Scrambling Data Signals For EMC Compliance David Norte, PhD. Abstract s can be used to help mitigate the radiated emissions from inherently periodic data signals. A previous paper [1] described
More informationChapter 4. Logic Design
Chapter 4 Logic Design 4.1 Introduction. In previous Chapter we studied gates and combinational circuits, which made by gates (AND, OR, NOT etc.). That can be represented by circuit diagram, truth table
More informationCourse 10 The PDH multiplexing hierarchy.
Course 10 The PDH multiplexing hierarchy. Zsolt Polgar Communications Department Faculty of Electronics and Telecommunications, Technical University of Cluj-Napoca Multiplexing of plesiochronous signals;
More informationEFFICIENT DESIGN OF SHIFT REGISTER FOR AREA AND POWER REDUCTION USING PULSED LATCH
EFFICIENT DESIGN OF SHIFT REGISTER FOR AREA AND POWER REDUCTION USING PULSED LATCH 1 Kalaivani.S, 2 Sathyabama.R 1 PG Scholar, 2 Professor/HOD Department of ECE, Government College of Technology Coimbatore,
More informationdata and is used in digital networks and storage devices. CRC s are easy to implement in binary
Introduction Cyclic redundancy check (CRC) is an error detecting code designed to detect changes in transmitted data and is used in digital networks and storage devices. CRC s are easy to implement in
More informationA Power Efficient Flip Flop by using 90nm Technology
A Power Efficient Flip Flop by using 90nm Technology Mrs. Y. Lavanya Associate Professor, ECE Department, Ramachandra College of Engineering, Eluru, W.G (Dt.), A.P, India. Email: lavanya.rcee@gmail.com
More informationNH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS
NH 67, Karur Trichy Highways, Puliyur C.F, 639 114 Karur District DEPARTMENT OF ELETRONICS AND COMMUNICATION ENGINEERING COURSE NOTES SUBJECT: DIGITAL ELECTRONICS CLASS: II YEAR ECE SUBJECT CODE: EC2203
More informationResearch on Precise Synchronization System for Triple Modular Redundancy (TMR) Computer
ISBN 978-93-84468-19-4 Proceedings of 2015 International Conference on Electronics, Computer and Manufacturing Engineering (ICECME'2015) London, March 21-22, 2015, pp. 193-198 Research on Precise Synchronization
More informationArea Efficient Pulsed Clock Generator Using Pulsed Latch Shift Register
International Journal for Modern Trends in Science and Technology Volume: 02, Issue No: 10, October 2016 http://www.ijmtst.com ISSN: 2455-3778 Area Efficient Pulsed Clock Generator Using Pulsed Latch Shift
More informationClocks. Sequential Logic. A clock is a free-running signal with a cycle time.
Clocks A clock is a free-running signal with a cycle time. A clock may be either high or low, and alternates between the two states. The length of time the clock is high before changing states is its high
More informationTexas Instruments TNETE2201 Ethernet Transceiver Circuit Analysis
October 31, 2003 Texas Instruments TNETE2201 Ethernet Transceiver Circuit Analysis Table of Contents List of Figures...Page 1 Introduction...Page 4 Device Summary Sheet...Page 6 Top Level Diagram...Tab
More informationAn FPGA Implementation of Shift Register Using Pulsed Latches
An FPGA Implementation of Shift Register Using Pulsed Latches Shiny Panimalar.S, T.Nisha Priscilla, Associate Professor, Department of ECE, MAMCET, Tiruchirappalli, India PG Scholar, Department of ECE,
More informationAn MFA Binary Counter for Low Power Application
Volume 118 No. 20 2018, 4947-4954 ISSN: 1314-3395 (on-line version) url: http://www.ijpam.eu ijpam.eu An MFA Binary Counter for Low Power Application Sneha P Department of ECE PSNA CET, Dindigul, India
More informationDESIGN OF A NEW MODIFIED CLOCK GATED SENSE-AMPLIFIER FLIP-FLOP
DESIGN OF A NEW MODIFIED CLOCK GATED SENSE-AMPLIFIER FLIP-FLOP P.MANIKANTA, DR. R. RAMANA REDDY ABSTRACT In this paper a new modified explicit-pulsed clock gated sense-amplifier flip-flop (MCG-SAFF) is
More informationAnalysis of Digitally Controlled Delay Loop-NAND Gate for Glitch Free Design
Analysis of Digitally Controlled Delay Loop-NAND Gate for Glitch Free Design S. Karpagambal, PG Scholar, VLSI Design, Sona College of Technology, Salem, India. e-mail:karpagambals.nsit@gmail.com M.S. Thaen
More informationAsynchronous inputs. 9 - Metastability and Clock Recovery. A simple synchronizer. Only one synchronizer per input
9 - Metastability and Clock Recovery Asynchronous inputs We will consider a number of issues related to asynchronous inputs, multiple clock domains, clock synchronisation and clock distribution. Useful
More informationASNT8140. ASNT8140-KMC DC-23Gbps PRBS Generator with the (x 7 + x + 1) Polynomial. vee. vcc qp. vcc. vcc qn. qxorp. qxorn. vee. vcc rstn_p.
ASNT8140-KMC DC-23Gbps PRBS Generator with the (x 7 + x + 1) Polynomial Full-length (2 7-1) pseudo-random binary sequence (PRBS) generator DC to 23Gbps output data rate Additional output delayed by half
More informationEECS150 - Digital Design Lecture 19 - Finite State Machines Revisited
EECS150 - Digital Design Lecture 19 - Finite State Machines Revisited April 2, 2013 John Wawrzynek Spring 2013 EECS150 - Lec19-fsm Page 1 Finite State Machines (FSMs) FSM circuits are a type of sequential
More informationHalf-Rate Decision-Feedback Equalization Di-Bit Response Analysis and Evaluation EDA365
DesignCon 2008 Half-Rate Decision-Feedback Equalization Di-Bit Response Analysis and Evaluation Jihong Ren, Rambus Inc. jren@rambus.com Brian Leibowitz, Rambus Inc. Dan Oh, Rambus Inc. Jared Zerbe, Rambus
More informationComputer Organization & Architecture Lecture #5
Computer Organization & Architecture Lecture #5 Shift Register A shift register is a register in which binary data can be stored and then shifted left or right when a shift signal is applied. Bits shifted
More informationChapter Contents. Appendix A: Digital Logic. Some Definitions
A- Appendix A - Digital Logic A-2 Appendix A - Digital Logic Chapter Contents Principles of Computer Architecture Miles Murdocca and Vincent Heuring Appendix A: Digital Logic A. Introduction A.2 Combinational
More informationMore on Flip-Flops Digital Design and Computer Architecture: ARM Edition 2015 Chapter 3 <98> 98
More on Flip-Flops Digital Design and Computer Architecture: ARM Edition 2015 Chapter 3 98 Review: Bit Storage SR latch S (set) Q R (reset) Level-sensitive SR latch S S1 C R R1 Q D C S R D latch Q
More informationAn Asynchronous Fully Digital DLL for DDR SDRAM Data Recovery
An Asynchronous Fully Digital DLL for DDR SDRAM Data Recovery Jim Garside et al. University The problem Contents Why asynchronous Some asynchronous bits and pieces Dynamic switching and glitches Overall
More informationASYNCHRONOUS COUNTER CIRCUITS
ASYNCHRONOUS COUNTER CIRCUITS Asynchronous counters do not have a common clock that controls all the Hipflop stages. The control clock is input into the first stage, or the LSB stage of the counter. The
More informationDigital Fundamentals: A Systems Approach
Digital Fundamentals: A Systems Approach Counters Chapter 8 A System: Digital Clock Digital Clock: Counter Logic Diagram Digital Clock: Hours Counter & Decoders Finite State Machines Moore machine: One
More informationASNT8142-KMC Generator of DC-to-23Gbps PRBS with Selectable Polynomials
ASNT8142-KMC Generator of DC-to-23Gbps PRBS with Selectable Polynomials Full-length (2 15-1) or (2 7-1) pseudo-random binary sequence (PRBS) generator Selectable power of the Polynomial DC to 23Gbps output
More informationAnalogue Versus Digital [5 M]
Q.1 a. Analogue Versus Digital [5 M] There are two basic ways of representing the numerical values of the various physical quantities with which we constantly deal in our day-to-day lives. One of the ways,
More informationDesign of New Dual Edge Triggered Sense Amplifier Flip-Flop with Low Area and Power Efficient
Design of New Dual Edge Triggered Sense Amplifier Flip-Flop with Low Area and Power Efficient Ms. Sheik Shabeena 1, R.Jyothirmai 2, P.Divya 3, P.Kusuma 4, Ch.chiranjeevi 5 1 Assistant Professor, 2,3,4,5
More informationA clock is a free-running signal with a cycle time. A clock may be either high or low, and alternates between the two states.
Clocks A clock is a free-running signal with a cycle time. A clock may be either high or low, and alternates between the two states. 1 The length of time the clock is high before changing states is its
More informationLOW POWER AND HIGH PERFORMANCE SHIFT REGISTERS USING PULSED LATCH TECHNIQUE
OI: 10.21917/ijme.2018.0088 LOW POWER AN HIGH PERFORMANCE SHIFT REGISTERS USING PULSE LATCH TECHNIUE Vandana Niranjan epartment of Electronics and Communication Engineering, Indira Gandhi elhi Technical
More informationLogic Design Viva Question Bank Compiled By Channveer Patil
Logic Design Viva Question Bank Compiled By Channveer Patil Title of the Practical: Verify the truth table of logic gates AND, OR, NOT, NAND and NOR gates/ Design Basic Gates Using NAND/NOR gates. Q.1
More informationDesign and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset
Design and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset Course Number: ECE 533 Spring 2013 University of Tennessee Knoxville Instructor: Dr. Syed Kamrul Islam Prepared by
More informationPERFORMANCE ANALYSIS OF AN EFFICIENT PULSE-TRIGGERED FLIP FLOPS FOR ULTRA LOW POWER APPLICATIONS
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology ISSN 2320 088X IMPACT FACTOR: 5.258 IJCSMC,
More informationIT T35 Digital system desigm y - ii /s - iii
UNIT - III Sequential Logic I Sequential circuits: latches flip flops analysis of clocked sequential circuits state reduction and assignments Registers and Counters: Registers shift registers ripple counters
More informationClock Domain Crossing. Presented by Abramov B. 1
Clock Domain Crossing Presented by Abramov B. 1 Register Transfer Logic Logic R E G I S T E R Transfer Logic R E G I S T E R Presented by Abramov B. 2 RTL (cont) An RTL circuit is a digital circuit composed
More informationVLSI Technology used in Auto-Scan Delay Testing Design For Bench Mark Circuits
VLSI Technology used in Auto-Scan Delay Testing Design For Bench Mark Circuits N.Brindha, A.Kaleel Rahuman ABSTRACT: Auto scan, a design for testability (DFT) technique for synchronous sequential circuits.
More informationCOPY RIGHT. To Secure Your Paper As Per UGC Guidelines We Are Providing A Electronic Bar Code
COPY RIGHT 2018IJIEMR.Personal use of this material is permitted. Permission from IJIEMR must be obtained for all other uses, in any current or future media, including reprinting/republishing this material
More informationUse of Low Power DET Address Pointer Circuit for FIFO Memory Design
International Journal of Education and Science Research Review Use of Low Power DET Address Pointer Circuit for FIFO Memory Design Harpreet M.Tech Scholar PPIMT Hisar Supriya Bhutani Assistant Professor
More informationLOW POWER DOUBLE EDGE PULSE TRIGGERED FLIP FLOP DESIGN
INTERNATIONAL JOURNAL OF RESEARCH IN COMPUTER APPLICATIONS AND ROBOTICS ISSN 2320-7345 LOW POWER DOUBLE EDGE PULSE TRIGGERED FLIP FLOP DESIGN G.Swetha 1, T.Krishna Murthy 2 1 Student, SVEC (Autonomous),
More informationDESIGN AND IMPLEMENTATION OF SYNCHRONOUS 4-BIT UP COUNTER USING 180NM CMOS PROCESS TECHNOLOGY
DESIGN AND IMPLEMENTATION OF SYNCHRONOUS 4-BIT UP COUNTER USING 180NM CMOS PROCESS TECHNOLOGY Yogita Hiremath 1, Akalpita L. Kulkarni 2, J. S. Baligar 3 1 PG Student, Dept. of ECE, Dr.AIT, Bangalore, Karnataka,
More informationAvailable online at ScienceDirect. Procedia Computer Science 46 (2015 ) Aida S Tharakan a *, Binu K Mathew b
Available online at www.sciencedirect.com ScienceDirect Procedia Computer Science 46 (2015 ) 1409 1416 International Conference on Information and Communication Technologies (ICICT 2014) Design and Implementation
More informationLong and Fast Up/Down Counters Pushpinder Kaur CHOUHAN 6 th Jan, 2003
1 Introduction Long and Fast Up/Down Counters Pushpinder Kaur CHOUHAN 6 th Jan, 2003 Circuits for counting both forward and backward events are frequently used in computers and other digital systems. Digital
More informationAsynchronous (Ripple) Counters
Circuits for counting events are frequently used in computers and other digital systems. Since a counter circuit must remember its past states, it has to possess memory. The chapter about flip-flops introduced
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 12: Divider Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Agenda Divider Basics Dynamic CMOS
More informationReduction of Clock Power in Sequential Circuits Using Multi-Bit Flip-Flops
Reduction of Clock Power in Sequential Circuits Using Multi-Bit Flip-Flops A.Abinaya *1 and V.Priya #2 * M.E VLSI Design, ECE Dept, M.Kumarasamy College of Engineering, Karur, Tamilnadu, India # M.E VLSI
More informationDesign of an Error Output Feedback Digital Delta Sigma Modulator with In Stage Dithering for Spur Free Output Spectrum
Vol. 9, No. 9, 208 Design of an Error Output Feedback Digital Delta Sigma odulator with In Stage Dithering for Spur Free Output Spectrum Sohail Imran Saeed Department of Electrical Engineering Iqra National
More informationDIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS
COURSE / CODE DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS One common requirement in digital circuits is counting, both forward and backward. Digital clocks and
More informationVLSI Chip Design Project TSEK06
VLSI Chip Design Project TSEK06 Project Description and Requirement Specification Version 1.1 Project: High Speed Serial Link Transceiver Project number: 4 Project Group: Name Project members Telephone
More informationPHASE-LOCKED loops (PLLs) are widely used in many
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 5, MAY 2005 233 A Portable Digitally Controlled Oscillator Using Novel Varactors Pao-Lung Chen, Ching-Che Chung, and Chen-Yi Lee
More informationMODULE 3. Combinational & Sequential logic
MODULE 3 Combinational & Sequential logic Combinational Logic Introduction Logic circuit may be classified into two categories. Combinational logic circuits 2. Sequential logic circuits A combinational
More informationLow Power Area Efficient Parallel Counter Architecture
Low Power Area Efficient Parallel Counter Architecture Lekshmi Aravind M-Tech Student, Dept. of ECE, Mangalam College of Engineering, Kottayam, India Abstract: Counters are specialized registers and is
More informationThe reduction in the number of flip-flops in a sequential circuit is referred to as the state-reduction problem.
State Reduction The reduction in the number of flip-flops in a sequential circuit is referred to as the state-reduction problem. State-reduction algorithms are concerned with procedures for reducing the
More informationSynchronous Sequential Logic
Synchronous Sequential Logic Ranga Rodrigo August 2, 2009 1 Behavioral Modeling Behavioral modeling represents digital circuits at a functional and algorithmic level. It is used mostly to describe sequential
More informationFlip-Flops. Because of this the state of the latch may keep changing in circuits with feedback as long as the clock pulse remains active.
Flip-Flops Objectives The objectives of this lesson are to study: 1. Latches versus Flip-Flops 2. Master-Slave Flip-Flops 3. Timing Analysis of Master-Slave Flip-Flops 4. Different Types of Master-Slave
More informationAn Efficient Power Saving Latch Based Flip- Flop Design for Low Power Applications
An Efficient Power Saving Latch Based Flip- Flop Design for Low Power Applications N.KIRAN 1, K.AMARNATH 2 1 P.G Student, VRS & YRN College of Engineering & Technology, Vodarevu Road, Chirala 2 HOD & Professor,
More informationFigure 1 shows a simple implementation of a clock switch, using an AND-OR type multiplexer logic.
1. CLOCK MUXING: With more and more multi-frequency clocks being used in today's chips, especially in the communications field, it is often necessary to switch the source of a clock line while the chip
More informationMODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1
DAY MODU LE TOPIC QUESTIONS Day 1 Day 2 Day 3 Day 4 I Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation Phase Shift Wein Bridge oscillators.
More informationDesign of a Low Power Four-Bit Binary Counter Using Enhancement Type Mosfet
Design of a Low Power Four-Bit Binary Counter Using Enhancement Type Mosfet Praween Sinha Department of Electronics & Communication Engineering Maharaja Agrasen Institute Of Technology, Rohini sector -22,
More informationThe outputs are formed by a combinational logic function of the inputs to the circuit or the values stored in the flip-flops (or both).
1 The outputs are formed by a combinational logic function of the inputs to the circuit or the values stored in the flip-flops (or both). The value that is stored in a flip-flop when the clock pulse occurs
More information25.5 A Zero-Crossing Based 8b, 200MS/s Pipelined ADC
25.5 A Zero-Crossing Based 8b, 200MS/s Pipelined ADC Lane Brooks and Hae-Seung Lee Massachusetts Institute of Technology 1 Outline Motivation Review of Op-amp & Comparator-Based Circuits Introduction of
More information