COSC3215. Input Capture Output Compare
|
|
- Estella O’Brien’
- 5 years ago
- Views:
Transcription
1 COSC3215 Input Capture Output Compare
2 Time Base A 16-bit free running counter is used as a time base for the IC/OC system. CLK0 CLK1 4:1 MUX Timer Clock TIMCLK PACK/256 PACK/65536 PACK PCLK
3 CLK1 CLK0 Action 0 0 PCLK 0 1 PACLK 1 0 PACLK/ PACLK/65536
4
5 TOF bit is set when the free running counter changes from $FFFF to $0000. Reset by writing 1 to it. It is cleared by any access to the counter if the TFFCA is set
6 $0004
7 IC/OC The TIM module in HCS12 is equipped with 8 complete and individual dual function input capture/output compare channels. Channels are connected via IOC[7:0] pins which share port T PT[7:0] Configures through TIOS register where IOCn is 1 for output compare, 0 for IC
8 Input Capture The input capture system is a 16-bit binary stopwatch. It can capture the time of a specific, user-defined, event. The event could be falling, rising, or any edge. Since the free running counter is used by all the channels, it is a bad idea to reset it, rather elapsed time between two events is used.
9 Input Capture MCLK C3I CLI prescalar TEN Free running counter C3F TC3H TC3H IOS3=0 IOC pin 3 16-bit latch Edge detect EDG3A EDG3B
10
11 Indicates an interrupt condition has occurred, to clear it write 1 to it. To enable (1) the corresponding flag from issuing an interrupt
12 Input Capture When the user defined event occurs, then 1. The current value of the free running counter is latched in TCnH/L 2. The associated channel flag CnF is set 3. If the corresponding channel interrupt enable CnI has been set, the channel will generate an interrupt event.
13 Capturing width of a single active Assumption high pulse 1. The pulse length is less than the rollover time of the counter. 2. The pulse width is longer than the time it takes to do steps 4 thorough 7 3. The channel is set as input capture (TIOS)
14 Capturing width of a single active high pulse 1. Set the input capture to wait for a rising edge EDG2B:EDG2A =01 2. Monitor the associated flag C2F 3. When the flag is set, it means event occurred, and time is latched in TC2H/L 4. Read the value in TC2H/L and store it somewhere 5. Reset the C2F (write 1)
15 Capturing width of a single active high pulse 6. Set the input capture for a falling edge EDG2B:EDG2A=10 7. Monitor C2F 8. When set, the counter value is latched in TC2H/L 9. Read the value in TC2H/L and store it 10. Calculate the difference between these 2 values 11. Convert it to time (you know the timer clock)
16 Output Compare It allows the user to generate an output signal when the value of the free running counter reaches the value stored in TCnH/L That signal could be 0, 1, or toggle OMn OLn Configuration 0 0 Timer disconnected 0 1 Toggle OCn 1 0 OCn set to Ocn set to high
17 Output Compare MCLK prescalar TEN Free running counter OMn OLn 16-bit latch Edge detect IOC pin 3 TCnH TCnH C3I CLI IOS3=0 CnF
18 OC Channel 7 Channel 7 has a special control over the OC Assume register OC7M Assume register OC7D When TC7 matches TCNT, the logic on the output pins OC i changes if OC7M i is 1 and is changes to OC7D i Can be used for PWM (changes twice in a cycle, one by 7, and one by the port i)
19 Pulse Accumulator 9S12DP256 has twp pulse accumulators, PAA, and PAB. These are connected to TIM inputs 7 and 0 In order to use the PA, you have to disconnect channel 7(0) 0 in the corresponding TIOS bit OM7:OL7 = 00 in TCTL1 OC7M7 set to 0 in OC7M
20 Pulse Accumulator The pulse accumulator can be configured in two modes of operation. Event counter mode: This mode used to count events on the PAI pin Gated time accumulator mode: In this mode, PA count pulses from a divide/64 clock. It is gated because counting is enable when the PAI is high(low) only. It maintain current count when disabled.
21 Interrupt Logic PAOVI PAOVF PAI PAIF PAE PEDGE PACNT3 PACNT2 Edge detect PACLK/256 PACLK/ bit counter PACLK Divide by 64 From PT7 MCLK PAMOD
22 Pulse Accumulator PAI: PA Interrupt PAIF: PA Input edge flag PAOVI: PA Overflow Interrupt PAOVF: PA overflow flag PAE: PA Enable PEDGE: PA edge control PAMOD: PA mode
23 Pulse Accumulator PAMOD=0 PEDGE=1: Rising edge on PT7 increments PEDGE=0; Falling edge on PT7 increments PAMOD=1 PEDGE=1: PT7 LOW increments(- edge) with PMOD/64; PAIF is set with trailing rising edge PEDGE=0: PT7 HIGH increments (- edge)with PMOD/64; PAIF is set on trailing falling edge
24 Event counter mode Interrupt Logic PAOVI PAOVF PAI PAIF PAE PEDGE PACNT3 PACNT2 Edge detect PACLK/256 PACLK/ bit counter PACLK Divide by 64 From PT7 MCLK PAMOD
25 Gated time accumulation mode Interrupt Logic PAOVI PAOVF PAI PAIF PAE PEDGE PACNT3 PACNT2 Edge detect PACLK/256 PACLK/ bit counter PACLK Divide by 64 From PT7 MCLK PAMOD
M68HC11 Timer. Definition
M68HC Timer March 24 Adam Reich Jacob Brand Bhaskar Saha Definition What is a timer? A timer is a digital sequential circuit that can count at a precise and programmable frequency Built-in timer (like
More informationMenu. 68HC12 Timer Block Diagram EEL 3744 EEL Input Capture (IC)
Intro to Input Capture Input Capture Programming Example >Measure the Elapsed time between Events Another Input Capture Programming Example >Detect a Signal Pattern XMEGA Input Capture Menu Look into my...
More informationPoint System (for instructor and TA use only)
EEL 4744C - Drs. George and Gugel Spring Semester 2002 Final Exam NAME SS# Closed book and closed notes examination to be done in pencil. Calculators are permitted. All work and solutions are to be written
More informationCounter/timer 2 of the 83C552 microcontroller
INTODUCTION TO THE 83C552 The 83C552 is an 80C51 derivative with several extended features: 8k OM, 256 bytes AM, 10-bit A/D converter, two PWM channels, two serial I/O channels, six 8-bit I/O ports, and
More informationo The 9S12 has a 16-bit free-running counter to determine the time and event happens, and to make an event happen at a particular time
More on Programming the 9S12 in C Huang Sections 5.2 through 5.4 Introduction to the 9S12 Hardware Subsystems Huang Sections 8.2-8.6 ECT_16B8C Block User Guide A summary of 9S12 hardware subsystems Introduction
More informationElectromania Problem statement discussion
Electromania Problem statement discussion A Competition Basic Circuiting What is Electromania? Debuggin g Innovation Let s recall the previous lecture..!! Electronics Digital Analog Analog Digital Digital
More informationo The 9S12 has a 16-bit free-running counter to determine the time and event happens, and to make an event happen at a particular time
More on Programming the 9S12 in C Huang Sections 5.2 through 5.4 Introduction to the 9S12 Hardware Subsystems Huang Sections 8.2-8.6 ECT_16B8C Block User Guide A summary of 9S12 hardware subsystems Introduction
More informationMicrocontrollers. Outline. Class 4: Timer/Counters. March 28, Timer/Counter Introduction. Timers as a Timebase.
Microcontrollers Class 4: Timer/Counters March 28, 2011 Outline Timer/Counter Introduction Timers as a Timebase Timers for PWM Outline Timer/Counter Introduction Timers as a Timebase Timers for PWM Outline
More informationEKT 121/4 ELEKTRONIK DIGIT 1
EKT 2/4 ELEKTRONIK DIGIT Kolej Universiti Kejuruteraan Utara Malaysia Sequential Logic Circuits - COUNTERS - LATCHES (review) S-R R Latch S-R R Latch Active-LOW input INPUTS OUTPUTS S R Q Q COMMENTS Q
More informationECB DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER
ECB2212 - DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER SUBMITTED BY ASHRAF HUSSAIN (160051601105) S SAMIULLAH (160051601059) CONTENTS >AIM >INTRODUCTION
More informationDesign and Implementation of Timer, GPIO, and 7-segment Peripherals
Design and Implementation of Timer, GPIO, and 7-segment Peripherals 1 Module Overview Learn about timers, GPIO and 7-segment display; Design and implement an AHB timer, a GPIO peripheral, and a 7-segment
More informationSequential Logic Basics
Sequential Logic Basics Unlike Combinational Logic circuits that change state depending upon the actual signals being applied to their inputs at that time, Sequential Logic circuits have some form of inherent
More informationTutorial Introduction
Tutorial Introduction PURPOSE - To explain how to configure and use the Timebase Module OBJECTIVES: - Describe the uses and features of the Timebase Module. - Identify the steps to configure the Timebase
More informationEKT 121/4 ELEKTRONIK DIGIT 1
EKT 121/4 ELEKTRONIK DIGIT 1 Kolej Universiti Kejuruteraan Utara Malaysia Bistable Storage Devices and Related Devices Introduction Latches and flip-flops are the basic single-bit memory elements used
More informationFigure 30.1a Timing diagram of the divide by 60 minutes/seconds counter
Digital Clock The timing diagram figure 30.1a shows the time interval t 6 to t 11 and t 19 to t 21. At time interval t 9 the units counter counts to 1001 (9) which is the terminal count of the 74x160 decade
More informationCHW 261: Logic Design
CHW 26: Logic Design Instructors: Prof. Hala Zayed Dr. Ahmed Shalaby http://www.bu.edu.eg/staff/halazayed4 http://bu.edu.eg/staff/ahmedshalaby4# Slide Digital Fundamentals CHAPTER 7 Latches, Flip-Flops
More informationSlide 1. Flip-Flops. Cross-NOR SR flip-flop S R Q Q. hold reset set not used. Cross-NAND SR flip-flop S R Q Q. not used reset set hold 1 Q.
Slide Flip-Flops Cross-NOR SR flip-flop Reset Set Cross-NAND SR flip-flop Reset Set S R reset set not used S R not used reset set 6.7 Digital ogic Slide 2 Clocked evel-triggered NAND SR Flip-Flop S R SR
More informationA Combined Combinational-Sequential System
A Combined Combinational-Sequential System Object To construct a serial transmission circuit with a comparator to check the output. Parts () 7485 4-bit magnitude comparators (1) 74177 4-bit binary counter
More informationDigital Fundamentals. Lab 5 Latches & Flip-Flops CETT Name: Date:
Richland College School of Engineering & Technology Rev. 0 B. Donham Rev. 1 (7/2003) J. Horne Rev. 2 (1/2008) J. Bradbury Rev. 3 (7/2015) J. Bradbury Digital Fundamentals CETT 1425 Lab 5 Latches & Flip-Flops
More informationComputer Science 324 Computer Architecture Mount Holyoke College Fall Topic Notes: Sequential Circuits
Computer Science 324 Computer Architecture Mount Holyoke College Fall 2007 opic Notes: Sequential Circuits Let s think about how life can be bad for a circuit. Edge Detection Consider this one: What is
More information(Catalog No HSCE) Product Data
(Catalog No. 1746-HSCE) Product Data The High-Speed Counter Module, Catalog Number 1746-HSCE, is used in control applications where the ability to detect high-speed machine or process motion is critical.
More informationChapter 5 Flip-Flops and Related Devices
Chapter 5 Flip-Flops and Related Devices Chapter 5 Objectives Selected areas covered in this chapter: Constructing/analyzing operation of latch flip-flops made from NAND or NOR gates. Differences of synchronous/asynchronous
More informationHello and welcome to this presentation of the STM32L4 Analog-to-Digital Converter block. It will cover the main features of this block, which is used
Hello and welcome to this presentation of the STM32L4 Analog-to-Digital Converter block. It will cover the main features of this block, which is used to convert the external analog voltage-like sensor
More informationThe World Leader in High Performance Signal Processing Solutions. Section 15. Parallel Peripheral Interface (PPI)
The World Leader in High Performance Signal Processing Solutions Section 5 Parallel Peripheral Interface (PPI) L Core Timer 64 Performance Core Monitor Processor ADSP-BF533 Block Diagram Instruction Memory
More informationRS flip-flop using NOR gate
RS flip-flop using NOR gate Triggering and triggering methods Triggering : Applying train of pulses, to set or reset the memory cell is known as Triggering. Triggering methods:- There are basically two
More informationExperiment # 9. Clock generator circuits & Counters. Digital Design LAB
Digital Design LAB Islamic University Gaza Engineering Faculty Department of Computer Engineering Fall 2012 ECOM 2112: Digital Design LAB Eng: Ahmed M. Ayash Experiment # 9 Clock generator circuits & Counters
More informationEECS145M 2000 Midterm #1 Page 1 Derenzo
UNIVERSITY OF CALIFORNIA College of Engineering Electrical Engineering and Computer Sciences Department EECS 145M: Microcomputer Interfacing Laboratory Spring Midterm #1 (Closed book- calculators OK) Wednesday,
More informationMODULE 3. Combinational & Sequential logic
MODULE 3 Combinational & Sequential logic Combinational Logic Introduction Logic circuit may be classified into two categories. Combinational logic circuits 2. Sequential logic circuits A combinational
More informationDIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS
COURSE / CODE DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS One common requirement in digital circuits is counting, both forward and backward. Digital clocks and
More informationCounters
Counters A counter is the most versatile and useful subsystems in the digital system. A counter driven by a clock can be used to count the number of clock cycles. Since clock pulses occur at known intervals,
More informationComputer Science 324 Computer Architecture Mount Holyoke College Fall Topic Notes: Sequential Circuits
Computer Science 324 Computer Architecture Mount Holyoke College Fall 2009 opic Notes: Sequential Circuits Let s think about how life can be bad for a circuit. Edge Detection Consider this one: What is
More informationPHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops
PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops Objective Construct a two-bit binary decoder. Study multiplexers (MUX) and demultiplexers (DEMUX). Construct an RS flip-flop from discrete gates.
More informationLogic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur
Logic Gates, Timers, Flip-Flops & Counters Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur Logic Gates Transistor NOT Gate Let I C be the collector current.
More informationAdvanced Devices. Registers Counters Multiplexers Decoders Adders. CSC258 Lecture Slides Steve Engels, 2006 Slide 1 of 20
Advanced Devices Using a combination of gates and flip-flops, we can construct more sophisticated logical devices. These devices, while more complex, are still considered fundamental to basic logic design.
More informationToday 3/8/11 Lecture 8 Sequential Logic, Clocks, and Displays
Today 3/8/ Lecture 8 Sequential Logic, Clocks, and Displays Flip Flops and Ripple Counters One Shots and Timers LED Displays, Decoders, and Drivers Homework XXXX Reading H&H sections on sequential logic
More informationScans and encodes up to a 64-key keyboard. DB 1 DB 2 DB 3 DB 4 DB 5 DB 6 DB 7 V SS. display information.
Programmable Keyboard/Display Interface - 8279 A programmable keyboard and display interfacing chip. Scans and encodes up to a 64-key keyboard. Controls up to a 16-digit numerical display. Keyboard has
More informationSection 14 Parallel Peripheral Interface (PPI)
Section 14 Parallel Peripheral Interface (PPI) 14-1 a ADSP-BF533 Block Diagram Core Timer 64 L1 Instruction Memory Performance Monitor JTAG/ Debug Core Processor LD 32 LD1 32 L1 Data Memory SD32 DMA Mastered
More informationLogic Devices for Interfacing, The 8085 MPU Lecture 4
Logic Devices for Interfacing, The 8085 MPU Lecture 4 1 Logic Devices for Interfacing Tri-State devices Buffer Bidirectional Buffer Decoder Encoder D Flip Flop :Latch and Clocked 2 Tri-state Logic Outputs
More informationSEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur
SEQUENTIAL LOGIC Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur www.satish0402.weebly.com OSCILLATORS Oscillators is an amplifier which derives its input from output. Oscillators
More informationYEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall
YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall Objective: - Dealing with the operation of simple sequential devices. Learning invalid condition in
More informationParallel Peripheral Interface (PPI)
The World Leader in High Performance Signal Processing Solutions Parallel Peripheral Interface (PPI) Support Email: china.dsp@analog.com ADSP-BF533 Block Diagram Core Timer 64 L1 Instruction Memory Performance
More informationCS/ECE 250: Computer Architecture. Basics of Logic Design: ALU, Storage, Tristate. Benjamin Lee
CS/ECE 25: Computer Architecture Basics of Logic esign: ALU, Storage, Tristate Benjamin Lee Slides based on those from Alvin Lebeck, aniel, Andrew Hilton, Amir Roth, Gershon Kedem Homework #3 ue Mar 7,
More informationNI-DAQmx Device Considerations
NI-DAQmx Device Considerations January 2008, 370738M-01 This help file contains information specific to analog output (AO) Series devices, C Series, B Series, E Series devices, digital I/O (DIO) devices,
More informationLAB #4 SEQUENTIAL LOGIC CIRCUIT
LAB #4 SEQUENTIAL LOGIC CIRCUIT OBJECTIVES 1. To learn how basic sequential logic circuit works 2. To test and investigate the operation of various latch and flip flop circuits INTRODUCTIONS Sequential
More informationAsynchronous counters
Asynchronous counters In the previous section, we saw a circuit using one J-K flip-flop that counted backward in a two-bit binary sequence, from 11 to 10 to 01 to 00. Since it would be desirable to have
More informationEXPERIMENT #6 DIGITAL BASICS
EXPERIMENT #6 DIGITL SICS Digital electronics is based on the binary number system. Instead of having signals which can vary continuously as in analog circuits, digital signals are characterized by only
More informationADC Peripheral in Microcontrollers. Petr Cesak, Jan Fischer, Jaroslav Roztocil
ADC Peripheral in s Petr Cesak, Jan Fischer, Jaroslav Roztocil Czech Technical University in Prague, Faculty of Electrical Engineering Technicka 2, CZ-16627 Prague 6, Czech Republic Phone: +420-224 352
More informationEDA385 Bomberman. Fredrik Ahlberg Adam Johansson Magnus Hultin
EDA385 Bomberman Fredrik Ahlberg ael09fah@student.lu.se Adam Johansson rys08ajo@student.lu.se Magnus Hultin ael08mhu@student.lu.se 2013-09-23 Abstract This report describes how a Super Nintendo Entertainment
More information0 0/1 0/1 0/1 0/1 0/1 0/1 0/1 0/1 1 1 Stop bits. 11-bit Serial Data format
Applications of Shift Registers The major application of a shift register is to convert between parallel and serial data. Shift registers are also used as keyboard encoders. The two applications of the
More informationLSN 12 Shift Registers
LSN 12 Shift Registers Department of Engineering Technology LSN 12 Shift Registers Digital circuits with data storage and data movement functions Storage capacity is the total number of bits of digital
More informationExperiment 7 Fall 2012
10/30/12 Experiment 7 Fall 2012 Experiment 7 Fall 2012 Count UP/DOWN Timer Using The SPI Subsystem Due: Week 9 lab Sessions (10/23/2012) Design and implement a one second interval (and high speed 0.05
More informationExperiment 8 Introduction to Latches and Flip-Flops and registers
Experiment 8 Introduction to Latches and Flip-Flops and registers Introduction: The logic circuits that have been used until now were combinational logic circuits since the output of the device depends
More informationDepartment of Electrical and Computer Engineering Mid-Term Examination Winter 2012
1 McGill University Faculty of Engineering ECSE-221B Introduction to Computer Engineering Department of Electrical and Computer Engineering Mid-Term Examination Winter 2012 Examiner: Rola Harmouche Date:
More informationThe Calculative Calculator
The Calculative Calculator Interactive Digital Calculator Chandler Connolly, Sarah Elhage, Matthew Shina, Daniyah Alaswad Electrical and Computer Engineering Department School of Engineering and Computer
More informationLab 3: Timer and Clock
CS4101 Introduction to Embedded Systems Lab 3: Timer and Clock Prof. Chung-Ta King Department of Computer Science, Taiwan Introduction In this lab, we will learn more advanced timer operations and clocking
More informationUNIVERSITI TEKNOLOGI MALAYSIA
SULIT Faculty of Computing UNIVERSITI TEKNOLOGI MALAYSIA FINAL EXAMINATION SEMESTER I, 2016 / 2017 SUBJECT CODE : SUBJECT NAME : SECTION : TIME : DATE/DAY : VENUES : INSTRUCTIONS : Answer all questions
More informationIntroduction to Microprocessor & Digital Logic
ME262 Introduction to Microprocessor & Digital Logic (Sequential Logic) Summer 2 Sequential Logic Definition The output(s) of a sequential circuit depends d on the current and past states of the inputs,
More informationInterfacing Analog to Digital Data Converters. A/D D/A Converter 1
Interfacing Analog to Digital Data Converters A/D D/A Converter 1 In most of the cases, the PPI 8255 is used for interfacing the analog to digital converters with microprocessor. The analog to digital
More informationDecade Counters Mod-5 counter: Decade Counter:
Decade Counters We can design a decade counter using cascade of mod-5 and mod-2 counters. Mod-2 counter is just a single flip-flop with the two stable states as 0 and 1. Mod-5 counter: A typical mod-5
More informationOther Flip-Flops. Lecture 27 1
Other Flip-Flops Other types of flip-flops can be constructed by using the D flip-flop and external logic. Two flip-flops less widely used in the design of digital systems are the JK and T flip-flops.
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 7 Following the slides of Dr. Ahmed H. Madian محرم 1439 ه Winter
More informationDigital Logic Design Sequential Circuits. Dr. Basem ElHalawany
Digital Logic Design Sequential Circuits Dr. Basem ElHalawany Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs
More informationSerial In/Serial Left/Serial Out Operation
Shift Registers The need to storage binary data was discussed earlier. In digital circuits multi-bit data has to be stored temporarily until it is processed. A flip-flop is able to store a single binary
More informationSequential Digital Design. Laboratory Manual. Experiment #7. Counters
The Islamic University of Gaza Engineering Faculty Department of Computer Engineering Spring 2018 ECOM 2022 Khaleel I. Shaheen Sequential Digital Design Laboratory Manual Experiment #7 Counters Objectives
More informationEng. Mohammed Samara. Fall The Islamic University of Gaza. Faculty of Engineering. Computer Engineering Department
Fall 2011 The Islamic University of Gaza Faculty of Engineering Computer Engineering Department ECOM 4111 - Digital Systems Design Lab Lab 7: Prepared By: Eng. Mohammed Samara Introduction: A counter is
More informationThe NOR latch is similar to the NAND latch
5-2 NOR Gate Latch The NOR latch is similar to the NAND latch except that the Q and Q outputs are reversed. The set and clear inputs are active high, that is, the output will change when the input is pulsed
More informationFlip-Flops and Related Devices. Wen-Hung Liao, Ph.D. 4/11/2001
Flip-Flops and Related Devices Wen-Hung Liao, Ph.D. 4/11/2001 Objectives Recognize the various IEEE/ANSI flip-flop symbols. Use state transition diagrams to describe counter operation. Use flip-flops in
More informationPhysics 323. Experiment # 10 - Digital Circuits
Physics 323 Experiment # 10 - Digital Circuits Purpose This is a brief introduction to digital (logic) circuits using both combinational and sequential logic. The basic building blocks will be the Transistor
More informationConverters: Analogue to Digital
Converters: Analogue to Digital Presented by: Dr. Walid Ghoneim References: Process Control Instrumentation Technology, Curtis Johnson Op Amps Design, Operation and Troubleshooting. David Terrell 1 - ADC
More informationMBI5152 Application Note
MBI552 Application Note Forward MBI552 features an embedded 8k-bit SRAM, which can support up to :6 time-multiplexing application. Users only need to send the whole frame data once and to store in the
More informationCHAPTER 4: Logic Circuits
CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits
More informationAsynchronous (Ripple) Counters
Circuits for counting events are frequently used in computers and other digital systems. Since a counter circuit must remember its past states, it has to possess memory. The chapter about flip-flops introduced
More informationFast Quadrature Decode TPU Function (FQD)
PROGRAMMING NOTE Order this document by TPUPN02/D Fast Quadrature Decode TPU Function (FQD) by Jeff Wright 1 Functional Overview The fast quadrature decode function is a TPU input function that uses two
More informationCSE Latches and Flip-flops Dr. Izadi. NOR gate property: A B Z Cross coupled NOR gates: S M S R Q M
CSE-4523 Latches and Flip-flops Dr. Izadi NOR gate property: A B Z A B Z Cross coupled NOR gates: S M S R M R S M R S R S R M S S M R R S ' Gate R Gate S R S G R S R (t+) S G R Flip_flops:. S-R flip-flop
More informationTopic D-type Flip-flops. Draw a timing diagram to illustrate the significance of edge
Topic 1.3.2 -type Flip-flops. Learning Objectives: At the end of this topic you will be able to; raw a timing diagram to illustrate the significance of edge triggering; raw a timing diagram to illustrate
More informationHello, and welcome to this presentation of the STM32 system window watchdog. It will cover the main features of this peripheral used to detect
Hello, and welcome to this presentation of the STM32 system window watchdog. It will cover the main features of this peripheral used to detect software faults. 1 The window watchdog is used to detect the
More informationRegisters and Counters
Registers and Counters A register is a group of flip-flops which share a common clock An n-bit register consists of a group of n flip-flops capable of storing n bits of binary information May have combinational
More information1. Synopsis: 2. Description of the Circuit:
Design of a Binary Number Lock (using schematic entry method) 1. Synopsis: This lab gives you more exercise in schematic entry, state machine design using the one-hot state method, further understanding
More informationIntroduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1
2007 Introduction BK TP.HCM FLIP-FLOP So far we have seen Combinational Logic The output(s) depends only on the current values of the input variables Here we will look at Sequential Logic circuits The
More informationAnalogue Versus Digital [5 M]
Q.1 a. Analogue Versus Digital [5 M] There are two basic ways of representing the numerical values of the various physical quantities with which we constantly deal in our day-to-day lives. One of the ways,
More informationEMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP
EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP 1 Chapter Overview Latches Gated Latches Edge-triggered flip-flops Master-slave flip-flops Flip-flop operating characteristics Flip-flop applications
More informationChapter 6 Digital Circuit 6-5 Department of Mechanical Engineering
MEMS1082 Chapter 6 Digital Circuit 6-5 General digital system D Flip-Flops, The D flip-flop is a modification of the clocked SR flip-flop. The D input goes directly into the S input and the complement
More informationproblem maximum score 1 28pts 2 10pts 3 10pts 4 15pts 5 14pts 6 12pts 7 11pts total 100pts
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Sciences EECS150 J. Wawrzynek Spring 2002 4/5/02 Midterm Exam II Name: Solutions ID number:
More informationLong and Fast Up/Down Counters Pushpinder Kaur CHOUHAN 6 th Jan, 2003
1 Introduction Long and Fast Up/Down Counters Pushpinder Kaur CHOUHAN 6 th Jan, 2003 Circuits for counting both forward and backward events are frequently used in computers and other digital systems. Digital
More informationDigital Fundamentals: A Systems Approach
Digital Fundamentals: A Systems Approach Latches, Flip-Flops, and Timers Chapter 6 Traffic Signal Control Traffic Signal Control: State Diagram Traffic Signal Control: Block Diagram Traffic Signal Control:
More informationPhysics 120 Lab 10 (2018): Flip-flops and Registers
Physics 120 Lab 10 (2018): Flip-flops and Registers 10.1 The basic flip-flop: NAND latch This circuit, the most fundamental of flip-flop or memory circuits, can be built with either NANDs or NORs. We will
More informationFLIP-FLOPS AND RELATED DEVICES
C H A P T E R 5 FLIP-FLOPS AND RELATED DEVICES OUTLINE 5- NAND Gate Latch 5-2 NOR Gate Latch 5-3 Troubleshooting Case Study 5-4 Digital Pulses 5-5 Clock Signals and Clocked Flip-Flops 5-6 Clocked S-R Flip-Flop
More informationIA Histogram/Hough Transform Processor. Data Sheet. Histogram/Hough Transform Processor August 19, 2008
IA6425 Histogram/Hough Transform Processor August, 28 IA6425 Histogram/Hough Transform Processor IA24- http://wwwinnovasiccom Page of 24-888-824-484 IA6425 Histogram/Hough Transform Processor August, 28
More informationEET 1131 Lab #10 Latches and Flip-Flops
Name OBJECTIVES: 1. To study the operation of a D latch. 2. To study the operation of a D flip-flop. 3. To study the operation of a J-K flip-flop. EQUIPMENT REQUIRED: Safety glasses ICs: 7474, 7475, 74LS76
More informationTV Synchronism Generation with PIC Microcontroller
TV Synchronism Generation with PIC Microcontroller With the widespread conversion of the TV transmission and coding standards, from the early analog (NTSC, PAL, SECAM) systems to the modern digital formats
More informationSequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements
The Islamic University of Gaza Engineering Faculty Department of Computer Engineering Spring 2018 ECOM 2022 Khaleel I. Shaheen Sequential Digital Design Laboratory Manual Experiment #3 Flip Flop Storage
More informationEE 109 Homework 6 State Machine Design Name: Score:
EE 9 Homework 6 State Machine esign Name: Score: ue: See Blackboard Blackboard ONLY Submission. While the Blackboard submission may not require you to go through all the design steps (such as drawing out
More informationCHAPTER 4: Logic Circuits
CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits
More informationAnalog-to-Digital Conversion (Part 2) Microcomputer Architecture and Interfacing Colorado School of Mines Professor William Hoff
Analog-to-Digital Conversion (Part 2) Charge redistribution network Instead of a resistor ladder for the D/A converter, the microcontroller uses an-all capacitor system to generate the known voltages It
More informationData Conversion and Lab (17.368) Fall Lecture Outline
Data Conversion and Lab (17.368) Fall 2013 Lecture Outline Class # 11 November 14, 2013 Dohn Bowden 1 Today s Lecture Outline Administrative Detailed Technical Discussions Lab Microcontroller and Sensors
More informationSynchronous Sequential Logic
Synchronous Sequential Logic Ranga Rodrigo August 2, 2009 1 Behavioral Modeling Behavioral modeling represents digital circuits at a functional and algorithmic level. It is used mostly to describe sequential
More informationSection bit Analog-to-Digital Converter (ADC)
Section 17. 10-bit Analog-to-Digital Converter (ADC) HIGHLIGHTS This section of the manual contains the following major topics: 17 17.1 Introduction...17-2 17.2 Control Registers...17-4 17.3 ADC Operation,
More informationUniversity of Illinois at Urbana-Champaign
University of Illinois at Urbana-Champaign Digital Electronics Laboratory Physics Department Physics 40 Laboratory Experiment 3: CMOS Digital Logic. Introduction The purpose of this lab is to continue
More informationNORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE
NORTHWESTERN UNIVERSITY TECHNOLOGICL INSTITUTE ECE 270 Experiment #8 DIGITL CIRCUITS Prelab 1. Draw the truth table for the S-R Flip-Flop as shown in the textbook. Draw the truth table for Figure 7. 2.
More information16 Stage Bi-Directional LED Sequencer
16 Stage Bi-Directional LED Sequencer The bi-directional sequencer uses a 4 bit binary up/down counter (CD4516) and two "1 of 8 line decoders" (74HC138 or 74HCT138) to generate the popular "Night Rider"
More information