Probe Card System for DHP Chip Testing
|
|
- Cecily Matthews
- 5 years ago
- Views:
Transcription
1 Probe Card System for DHP Chip Testing VXD Workshop, Wetzlar, February 4-6, 213 H. Krüger, Bonn University
2 4x JTAG 4x LVDS Gbit TX 4x JTAG 64x HSTL 18x CMOS PXD modules are sensitive to singlepoint-of-failure of the DHP Up to know very little statistics of the DHP yield (+ flip chip mounting to wirebond adapters with low yield only) Need to qualify ICs before flip-chip mounting Motivation To/from DCD (86 CMOS/HSTL) DHP 4 x LVDS To Switcher (4x LVDS) To/from DHH (9x LVDS) VXD Workshop, Wetzlar, Feb. 213, H. Krüger, Uni Bonn 2
3 What is needed: DHP Chip Probing Prerequisites Needle card for solder bump probing Test bench for DHP environment IO signals from test system (DHH like) DCD input/output emulation Test procedure to provide full coverage Definition of cut parameters for chip classification Design is based on DHP.2 DHPT 1.x will be pin compatible to DHP.2 VXD Workshop, Wetzlar, Feb. 213, H. Krüger, Uni Bonn 3
4 VXD Workshop, Wetzlar, Feb. 213, H. Krüger, Uni Bonn DAC 4 DHP Chip Probe Test System Power Supply Needle Card PCB GPIB or USB DHP test system (XUPV5 FPGA Board) Infiniband JTAG FPGA DCD emulation Sequencer r/b Probe Needles Eth DHP Probe Station
5 Thousands 3685µm VXD Workshop, Wetzlar, Feb. 213, H. Krüger, Uni Bonn 2µm bumps to connect: 159 out of µm Thousands 159 bumps need to be connected Material: lead free, LTS Pitch: 2µm (y), 18µm (x) ~11µm diameter Connections: JTAG (4x LVDS) Timing (4x LVDS) Data Link (1x CML) Aux clock (2x LVDS) SWITCHER (4x LVDS) DCD out (8x 8 HSTL) DCD in (8x 2 CMOS) DCD timing (2x CMOS) DCD JTAG DCD_ref (analog) DHP test system FPGA Power (8x VSS, 4x VDD, 2x VDD_CML) PLLxx2Fast FrameSync ResetB (CMOS) Analog IO test signals 3685µm
6 A no bump 2 B 3 C 4 D 5 E 6 F 7 G 8 H 9 J 1 K 11 L 12 M 13 N 14 O 15 P 16 Q 17 R 18 S 19 T 2 U 21 V 22 W 23 X 24 Y 25 Z 26 AA 27 AB 28 AC 29 AD 3 AE 31 AF 32 AG 33 AH 34 AJ 35 AK 36 AL 37 AM Bump coordinates in µm Origin in upper left corner No bump at location (,) Bumps with no needle connection shown in gray VXD Workshop, Wetzlar, Feb. 213, H. Krüger, Uni 6 Bonn
7 VXD Workshop, Wetzlar, Feb. 213, H. Krüger, Uni Bonn 8 DHP.2 Layout Examples from vendor
8 PCB with active components, will need some debugging Very sensitive with needles attached Debug Probe Card Dedicated debug Probe Card (almost) same netlist as needle card PCB replace needle footprint with DHP.2 wire bond adapter Debug PCB is ready and tested DHP communication FPGA programming (DCD emulation, Switcher sequencer read-back) Debug Probe Card VXD Workshop, Wetzlar, Feb. 213, H. Krüger, Uni Bonn 9
9 Specs 6 layer PCB 3mm thick mechanical stiffness Needle Card PCB Status PCB Design & Production Component mounting Testing Needle mounting needs ~4 weeks (@ HTT) Needle Probe Card (w/o needles) VXD Workshop, Wetzlar, Feb. 213, H. Krüger, Uni Bonn 1
10 Needle card fixture We have diced chips only put single chips on chuck (Ok for now) chess board fixture with array of cavities for production testing tbd External components: Power supply DHP test system (FPGA board via Infiniband cables) extra JTAG for on board FPGA programming/readback, optional: can use JTAG from Infiniband connection Probe Station Setup VXD Workshop, Wetzlar, Feb. 213, H. Krüger, Uni Bonn 11
11 Probe Card System Status Hardware components of the needle card test system Debug probe card for HW verification and debugging Needle probe card: components mounted and tested, shipped for needle mounting end of January (takes ~4 weeks) Mechanical fixture for probe station Software based on DHP test system from Mikhail ( ) needs further extensions (for basic testing ok) Planning (more) systematic sequencer and DHP DAC output read-back automation of test sequences coverage definition of cut parameters Start commissioning of the needle card system by end of Feb First (rudimentary) tested DHP chips supposed to be available in March VXD Workshop, Wetzlar, Feb. 213, H. Krüger, Uni Bonn 12
12 DHP Chip Availability Only small number of DHP.2 chips left (~15) Next chip version (DHPT 1.) available by mid 213 Need certain number of tested chips for E-MCM and PXD6 large matrix assemblies Possible scenarios: a) DHP has high yield, enough Ok tested die for E-MCM + PXD6 (very optimistic) no action needed b) DHP yield not sufficient, need more chips (more likely) i) Buy remaining MPW chips from MOSIS (rather expensive) ii) iii) Wait for DHPT 1. to become available (maybe too late) Recover unsuccessful DHP.2 flip chip assemblies (quite a few) Recovery procedure De-solder and clean DHP chips (Valencia?) Place new bumps (Heidelberg?) VXD Workshop, Wetzlar, Feb. 213, H. Krüger, Uni Bonn 13
FE-I4B wafer probing. ATLAS IBL General Meeting February David-Leon Pohl, Malte Backhaus, Marlon Barbero, Jörn Große-Knetter.
FE-I4B wafer probing ATLAS IBL General Meeting February 15-17 2012 1 of 16 FE-I4A wafer probing summary 20 FE-I4A wafers fully probed (80% Bonn, 20% Berkeley) 2 unprobed wafers for diced chips 4 at Aptasic
More informationPrototype of a Gigabit Data Transmitter in 65-nm CMOS for DEPFET Pixel Detectors at Belle-II
Prototype of a Gigabit Data Transmitter in 65-nm CMOS for DEPFET Pixel Detectors at Belle-II Tetsuichi Kishishita H. Krüger, T. Hemperek, M. Lemarenko, M. Koch, M. Gronewald, N. Wermes University of Bonn
More informationBased on slides/material by. Topic 14. Testing. Testing. Logic Verification. Recommended Reading:
Based on slides/material by Topic 4 Testing Peter Y. K. Cheung Department of Electrical & Electronic Engineering Imperial College London!! K. Masselos http://cas.ee.ic.ac.uk/~kostas!! J. Rabaey http://bwrc.eecs.berkeley.edu/classes/icbook/instructors.html
More informationThe Alice Silicon Pixel Detector (SPD) Peter Chochula for the Alice Pixel Collaboration
The Alice Silicon Pixel Detector (SPD) Peter Chochula for the Alice Pixel Collaboration The Alice Pixel Detector R 1 =3.9 cm R 2 =7.6 cm Main Physics Goal Heavy Flavour Physics D 0 K π+ 15 days Pb-Pb data
More informationA Briefing on IEEE Standard Test Access Port And Boundary-Scan Architecture ( AKA JTAG )
A Briefing on IEEE 1149.1 1990 Standard Test Access Port And Boundary-Scan Architecture ( AKA JTAG ) Summary With the advent of large Ball Grid Array (BGA) and fine pitch SMD semiconductor devices the
More informationNanoCom ADS-B. Datasheet An ADS-B receiver for space applications
NanoCom ADS-B Datasheet An ADS-B receiver for space applications 1 Table of contents 1 TABLE OF CONTENTS... 2 2 CHANGELOG... 3 3 INTRODUCTION... 4 4 OVERVIEW... 4 4.1 HIGHLIGHTED FEATURES... 4 4.2 BLOCK
More information16 Dec Testing and Programming PCBA s. 1 JTAG Technologies
6 Dec 24 Testing and Programming PCBA s JTAG Technologies The importance of Testing Don t ship bad products to your customers, find problems before they do. DOA s (Death On Arrival) lead to huge costs
More informationLecture 18 Design For Test (DFT)
Lecture 18 Design For Test (DFT) Xuan Silvia Zhang Washington University in St. Louis http://classes.engineering.wustl.edu/ese461/ ASIC Test Two Stages Wafer test, one die at a time, using probe card production
More informationEECS150 - Digital Design Lecture 2 - CMOS
EECS150 - Digital Design Lecture 2 - CMOS January 23, 2003 John Wawrzynek Spring 2003 EECS150 - Lec02-CMOS Page 1 Outline Overview of Physical Implementations CMOS devices Announcements/Break CMOS transistor
More informationThe Silicon Pixel Detector (SPD) for the ALICE Experiment
The Silicon Pixel Detector (SPD) for the ALICE Experiment V. Manzari/INFN Bari, Italy for the SPD Project in the ALICE Experiment INFN and Università Bari, Comenius University Bratislava, INFN and Università
More informationTesting Digital Systems II
Testing Digital Systems II Lecture 2: Design for Testability (I) structor: M. Tahoori Copyright 2010, M. Tahoori TDS II: Lecture 2 1 History During early years, design and test were separate The final
More information18 Nov 2015 Testing and Programming PCBA s. 1 JTAG Technologies
8 Nov 25 Testing and Programming PCBA s JTAG Technologies The importance of Testing Don t ship bad products to your customers, find problems before they do. DOA s (Death On Arrival) lead to huge costs
More informationSaving time & money with JTAG
Saving time & money with JTAG AltiumLive 2017: ANNUAL PCB DESIGN SUMMIT Simon Payne CEO, XJTAG Ltd. Saving time and money with JTAG JTAG / IEEE 1149.X Take-away points Get JTAG right from the start Use
More informationVLSI Chip Design Project TSEK06
VLSI Chip Design Project TSEK06 Project Description and Requirement Specification Version 1.1 Project: High Speed Serial Link Transceiver Project number: 4 Project Group: Name Project members Telephone
More information7 Nov 2017 Testing and programming PCBA s
7 Nov 207 Testing and programming PCBA s Rob Staals JTAG Technologies Email: robstaals@jtag.com JTAG Technologies The importance of Testing Don t ship bad products to your customers, find problems before
More informationIntroduction to JTAG / boundary scan-based testing for 3D integrated systems. (C) GOEPEL Electronics -
Introduction to JTAG / boundary scan-based testing for 3D integrated systems (C) 2011 - GOEPEL Electronics - www.goepelusa.com Who is GOEPEL? World Headquarters: GÖPEL electronic GmbH Göschwitzer Straße
More informationAnalog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED
Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED www.analog.com www.hittite.com THIS PAGE INTENTIONALLY LEFT BLANK v1.55 Typical Applications The is
More informationUNIT IV CMOS TESTING. EC2354_Unit IV 1
UNIT IV CMOS TESTING EC2354_Unit IV 1 Outline Testing Logic Verification Silicon Debug Manufacturing Test Fault Models Observability and Controllability Design for Test Scan BIST Boundary Scan EC2354_Unit
More informationEE241 - Spring 2001 Advanced Digital Integrated Circuits. References
EE241 - Spring 2001 Advanced Digital Integrated Circuits Lecture 28 References Rabaey, Digital Integrated Circuits and EE241 (1998) notes Chapter 25, ing of High-Performance Processors by D.K. Bhavsar
More informationDEPFET Active Pixel Sensors for the ILC
DEPFET Active Pixel Sensors for the ILC Laci Andricek for the DEPFET Collaboration (www.depfet.org) The DEPFET ILC VTX Project steering chips Switcher thinning technology Simulation sensor development
More informationSharif University of Technology. SoC: Introduction
SoC Design Lecture 1: Introduction Shaahin Hessabi Department of Computer Engineering System-on-Chip System: a set of related parts that act as a whole to achieve a given goal. A system is a set of interacting
More informationthe Boundary Scan perspective
the Boundary Scan perspective Rik Doorneweert, JTAG Technologies rik@jtag.com www.jtag.com Subjects Economics of testing Test methods and strategy Boundary scan at: Component level Board level System level
More informationWafer Thinning and Thru-Silicon Vias
Wafer Thinning and Thru-Silicon Vias The Path to Wafer Level Packaging jreche@trusi.com Summary A new dry etching technology Atmospheric Downstream Plasma (ADP) Etch Applications to Packaging Wafer Thinning
More informationIlmenau, 9 Dec 2016 Testing and programming PCBA s. 1 JTAG Technologies
Ilmenau, 9 Dec 206 Testing and programming PCBA s JTAG Technologies The importance of Testing Don t ship bad products to your customers, find problems before they do. DOA s (Death On Arrival) lead to huge
More informationJalapeno. Data sheet. Jalapeno is a very powerful quad-core CPU based module with dual band concurrent radio supporting ac Wave 2 technology
Data sheet is a very powerful quad-core CPU based module with dual band concurrent radio supporting 802.11ac Wave 2 technology is based on an IPQ4018 SoC from Qualcomm, which is extremely powerful quad
More informationJTAG-SMT1 Programming Module for Xilinx FPGAs. Overview. 23 mm. 21.5mm. Revised November 21, 2017 This manual applies to the JTAG-SMT1 rev.
1300 Henley Court Pullman, WA 99163 509.334.6306 www.digilentinc.com JTAG-SMT1 Programming Module for Xilinx FPGAs Revised November 21, 2017 This manual applies to the JTAG-SMT1 rev. A Overview The JTAG-SMT1
More informationInnovative Fast Timing Design
Innovative Fast Timing Design Solution through Simultaneous Processing of Logic Synthesis and Placement A new design methodology is now available that offers the advantages of enhanced logical design efficiency
More informationBased on slides/material by. Topic Testing. Logic Verification. Testing
Based on slides/material by Topic 4 K. Masselos http://cas.ee.ic.ac.uk/~kostas J. Rabaey http://bwrc.eecs.berkeley.edu/classes/icbook/instructors.html igital Integrated Circuits: A esign Perspective, Prentice
More informationTiming EECS141 EE141. EE141-Fall 2011 Digital Integrated Circuits. Pipelining. Administrative Stuff. Last Lecture. Latch-Based Clocking.
EE141-Fall 2011 Digital Integrated Circuits Lecture 2 Clock, I/O Timing 1 4 Administrative Stuff Pipelining Project Phase 4 due on Monday, Nov. 21, 10am Homework 9 Due Thursday, December 1 Visit to Intel
More informationRX40_V1_0 Measurement Report F.Faccio
RX40_V1_0 Measurement Report F.Faccio This document follows the previous report An 80Mbit/s Optical Receiver for the CMS digital optical link, dating back to January 2000 and concerning the first prototype
More informationTools to Debug Dead Boards
Tools to Debug Dead Boards Hardware Prototype Bring-up Ryan Jones Senior Application Engineer Corelis 1 Boundary-Scan Without Boundaries click to start the show Webinar Outline What is a Dead Board? Prototype
More informationResults on 0.7% X0 thick Pixel Modules for the ATLAS Detector.
Results on 0.7% X0 thick Pixel Modules for the ATLAS Detector. INFN Genova: R.Beccherle, G.Darbo, G.Gagliardi, C.Gemme, P.Netchaeva, P.Oppizzi, L.Rossi, E.Ruscino, F.Vernocchi Lawrence Berkeley National
More informationDOGM GRAPHIC SERIES 132x32 DOTS
DOGM GRAPHIC SERIES 132x32 DOTS 6.2009 flexible display content! EA DOGM132B-5 + EA LED55x31-W TECHNICAL DATA EA DOGM132W-5 + EA LED55x31-A EA DOGM132W-6 + EA LED55x31-W * HIGH-CONTRAST LCD SUPERTWIST
More informationDOGM GRAPHIC SERIES. 128x64, 3.3V available in low quantity! flat: 5.6mm with LED b./l. mounted TECHNICAL DATA ORDERING CODE ACCESSORIES
Issue 10.2014 DOGM GRAPHIC SERIES 128x64, 3.3V available in low quantity! flat: 5.6mm with LED b./l. mounted EA DOGM128W-6 + EA LED55x46-A EA DOGM128B-6 + EA LED55x46-W EA DOGM128W-6 + EA LED55x46-W TECHNICAL
More informationDMC550 Technical Reference
DMC550 Technical Reference 2002 DSP Development Systems DMC550 Technical Reference 504815-0001 Rev. B September 2002 SPECTRUM DIGITAL, INC. 12502 Exchange Drive, Suite 440 Stafford, TX. 77477 Tel: 281.494.4505
More informationScan. This is a sample of the first 15 pages of the Scan chapter.
Scan This is a sample of the first 15 pages of the Scan chapter. Note: The book is NOT Pinted in color. Objectives: This section provides: An overview of Scan An introduction to Test Sequences and Test
More informationVerification of HBM through Direct Probing on MicroBumps
Verification of HBM through Direct Probing on MicroBumps FormFactor Sung Wook Moon SK hynix Outline HBM market HBM test flow Device structure overview Key test challenges addressed Signal delivery and
More informationPrototyping: Considerations From the Bread Board for the Final Product
Prototyping: Considerations From the Bread Board for the Final Product A. Jensen Newman, Ph.D., EIT Principal Investigator: Power, Energy, Controls, and Electronics UT Dallas Applied Research Center 716-544-3184
More informationGOL/Aux Boards and Optical Links
GOL/Aux Boards and Optical Links Dirk Wiedner, Physikalisches Institut der Universität Heidelberg Review of the Outer Tracker FE Electronics 2004 Dirk Wiedner 1 9 x FE-Box Optical link Overview 4 x OTIS
More informationEA DOGL128x-6 EA LED68X51-RGB
Issue 5.2014 EA DOGL128-6 GRAPHIC 128x64 DOTS, 3.3V also available in low quantity! flat: 6.5mm with LED B/L mounted EA DOGL128W-6 + EA LED68x51-W EA DOGL128B-6 + EA LED68x51-W EA DOGL128W-6 + EA LED68x51-A
More informationIs Optical Test Just an Illusion? By Lloyd Doyle. Background
Is Optical Test Just an Illusion? By Lloyd Doyle Background Automatic Optical Test first came to the printed circuits industry in the mid-1980s when its inventors were frustrated at buying their prototype
More information9 rue Alfred Kastler - BP Nantes Cedex 3 - France Phone : +33 (0) website :
9 rue Alfred Kastler - BP 10748-44307 Nantes Cedex 3 - France Phone : +33 (0) 240 180 916 - email : info@systemplus.fr - website : www.systemplus.fr January 2012 Written by: Maher SAHMIMI DISCLAIMER :
More informationFeatures. = +25 C, IF = 1 GHz, LO = +13 dbm*
v.5 HMC56LM3 SMT MIXER, 24-4 GHz Typical Applications Features The HMC56LM3 is ideal for: Test Equipment & Sensors Point-to-Point Radios Point-to-Multi-Point Radios Military & Space Functional Diagram
More informationElectronics procurements
Electronics procurements 24 October 2014 Geoff Hall Procurements from CERN There are a wide range of electronics items procured by CERN but we are familiar with only some of them Probably two main categories:
More informationLecture 23 Design for Testability (DFT): Full-Scan
Lecture 23 Design for Testability (DFT): Full-Scan (Lecture 19alt in the Alternative Sequence) Definition Ad-hoc methods Scan design Design rules Scan register Scan flip-flops Scan test sequences Overheads
More informationNote on the preliminary organisation for the design, fabrication and test of a prototype double-sided ladder equipped with MAPS
Note on the preliminary organisation for the design, fabrication and test of a prototype double-sided ladder equipped with MAPS J.Baudot a, J.Goldstein b, A.Nomerotski c, M.Winter a a IPHC - Université
More informationCMS Upgrade Activities
CMS Upgrade Activities G. Eckerlin DESY WA, 1. Feb. 2011 CMS @ LHC CMS Upgrade Phase I CMS Upgrade Phase II Infrastructure Conclusion DESY-WA, 1. Feb. 2011 G. Eckerlin 1 The CMS Experiments at the LHC
More informationMSP430-HG2231 development board Users Manual
MSP0-HG development board Users Manual All boards produced by Olimex are ROHS compliant Revision Initial, June 0 Copyright(c) 0, OLIMEX Ltd, All rights reserved Page INTRODUCTION: MSP0-HG is header board
More informationELEC 4609 IC DESIGN TERM PROJECT: DYNAMIC PRSG v1.2
ELEC 4609 IC DESIGN TERM PROJECT: DYNAMIC PRSG v1.2 The goal of this project is to design a chip that could control a bicycle taillight to produce an apparently random flash sequence. The chip should operate
More informationNotice technique / Technical manual NT Ind A 14/26. SONY FCB H11 and FCB EH4300 SDI Interface module. Technical manual
Notice technique / Technical manual NT10 0301 Ind A 14/26 SONY FCB H11 and FCB EH4300 SDI Interface module Technical manual Notice technique / Technical manual NT10 0301 Ind A 15/26 Sommaire 1 Presentation...
More informationAPPLICATION NOTE 4312 Getting Started with DeepCover Secure Microcontroller (MAXQ1850) EV KIT and the CrossWorks Compiler for the MAXQ30
Maxim > Design Support > Technical Documents > Application Notes > Microcontrollers > APP 4312 Keywords: MAXQ1850, MAXQ1103, DS5250, DS5002, microcontroller, secure microcontroller, uc, DES, 3DES, RSA,
More informationTest strategies for industrial testers for converter controls equipment
Journal of Instrumentation OPEN ACCESS Test strategies for industrial testers for converter controls equipment To cite this article: P. Oleniuk et al View the article online for updates and enhancements.
More informationLogic Analysis Basics
Logic Analysis Basics September 27, 2006 presented by: Alex Dickson Copyright 2003 Agilent Technologies, Inc. Introduction If you have ever asked yourself these questions: What is a logic analyzer? What
More informationLogic Analysis Basics
Logic Analysis Basics September 27, 2006 presented by: Alex Dickson Copyright 2003 Agilent Technologies, Inc. Introduction If you have ever asked yourself these questions: What is a logic analyzer? What
More informationAutomatic Projector Tilt Compensation System
Automatic Projector Tilt Compensation System Ganesh Ajjanagadde James Thomas Shantanu Jain October 30, 2014 1 Introduction Due to the advances in semiconductor technology, today s display projectors can
More informationSemiconductors Displays Semiconductor Manufacturing and Inspection Equipment Scientific Instruments
Semiconductors Displays Semiconductor Manufacturing and Inspection Equipment Scientific Instruments Electronics 110-nm CMOS ASIC HDL4P Series with High-speed I/O Interfaces Hitachi has released the high-performance
More informationN64 Advanced and N64RGB Version 1 and 2. Installation and Setup Guide
N64 Advanced and N64RGB Version 1 and 2 Installation and Setup Guide Content Open the Console Preparation Solder Work Console Modding Kit Settings (Solder Jumper) Cable Setup Controller In Game Routines
More informationUnit V Design for Testability
Unit V Design for Testability Outline Testing Logic Verification Silicon Debug Manufacturing Test Fault Models Observability and Controllability Design for Test Scan BIST Boundary Scan Slide 2 Testing
More informationLecture 17: Introduction to Design For Testability (DFT) & Manufacturing Test
Lecture 17: Introduction to Design For Testability (DFT) & Manufacturing Test Mark McDermott Electrical and Computer Engineering The University of Texas at Austin Agenda Introduction to testing Logical
More informationASNT8142-KMC Generator of DC-to-23Gbps PRBS with Selectable Polynomials
ASNT8142-KMC Generator of DC-to-23Gbps PRBS with Selectable Polynomials Full-length (2 15-1) or (2 7-1) pseudo-random binary sequence (PRBS) generator Selectable power of the Polynomial DC to 23Gbps output
More informationFPGA Based Data Read-Out System of the Belle 2 Pixel Detector
FPGA Based Read-Out System of the Belle 2 Pixel Detector Dmytro Levit, Igor Konorov, Daniel Greenwald, Stephan Paul Technische Universität München arxiv:1406.3864v1 [physics.ins-det] 15 Jun 2014 Abstract
More informationAddressing 80 µm pitch Cu Pillar Bump Wafer probing: Technoprobe TPEG MEMS solution
Addressing 80 µm pitch Cu Pillar Bump Wafer probing: Technoprobe TPEG MEMS solution S. Angles STMicroelectronics R. Vallauri Technoprobe Background Overview ST Qualification of TPEG MEMS T3 probing technology
More informationTHIS COPYRIGHTED DOCUMENT IS THE PROPERTY OF GLENAIR, INC. AND IS FURNISHED ON THE CONDITION THAT IT IS NOT TO
050-307 PRODUCT BRIEF SIZE 8 ELECTRO-OPTICAL CONTACT TRANSMITTER OR RECEIVER MULTI-MODE, 2.5MM TERIMINUS ELIO REV DESCRIPTION DATE APPROVED 2 Preliminary 07/06/2016 MF/RAS/GC 4 Rev up to 4. No change to
More informationLecture 23 Design for Testability (DFT): Full-Scan (chapter14)
Lecture 23 Design for Testability (DFT): Full-Scan (chapter14) Definition Ad-hoc methods Scan design Design rules Scan register Scan flip-flops Scan test sequences Overheads Scan design system Summary
More informationDEM B SBH-PW-N (A-TOUCH)
DISPLAY Elektronik GmbH LCD MODULE DEM 128128B SBH-PW-N (A-TOUCH) Version :2 28/Dec/2007 GENERAL SPECIFICATION MODULE NO. : DEM 128128B SBH-PW-N (A-TOUCH) CUSTOMER P/N VERSION NO. CHANGE DESCRIPTION DATE
More informationSingMai Electronics SM06. Advanced Composite Video Interface: DVI/HD-SDI to acvi converter module. User Manual. Revision th December 2016
SM06 Advanced Composite Video Interface: DVI/HD-SDI to acvi converter module User Manual Revision 0.3 30 th December 2016 Page 1 of 23 Revision History Date Revisions Version 17-07-2016 First Draft. 0.1
More informationNewScope-7A Operating Manual
2016 SIMMCONN Labs, LLC All rights reserved NewScope-7A Operating Manual Preliminary May 13, 2017 NewScope-7A Operating Manual 1 Introduction... 3 1.1 Kit compatibility... 3 2 Initial Inspection... 3 3
More informationIC Mask Design. Christopher Saint Judy Saint
IC Mask Design Essential Layout Techniques Christopher Saint Judy Saint McGraw-Hill New York Chicago San Francisco Lisbon London Madrid Mexico City Milan New Delhi San Juan Seoul Singapore Sydney Toronto
More informationScanExpress JET. Combining JTAG Test with JTAG Emulation to Reduce Prototype Development Time. Ryan Jones Corelis, Inc. An EWA Technologies Company
ScanExpress JET Combining JTAG Test with JTAG Emulation to Reduce Prototype Development Time Ryan Jones Corelis, Inc. An EWA Technologies Company What Is ScanExpress JET? A powerful combination of boundary-scan
More informationFPGA Development for Radar, Radio-Astronomy and Communications
John-Philip Taylor Room 7.03, Department of Electrical Engineering, Menzies Building, University of Cape Town Cape Town, South Africa 7701 Tel: +27 82 354 6741 email: tyljoh010@myuct.ac.za Internet: http://www.uct.ac.za
More informationSpider. datasheet V 1.0. Communication and fault injection of embedded chips. rev 1
Spider Communication and fault injection of embedded chips datasheet V 1.0 rev 1 Contents Page 3 Page 8 The product Context The challenge it solves Unique features Example use case JTAG unlocking Fault
More informationWF61 Datasheet. Amp ed RF Technology, Inc.
WF61 Datasheet Amp ed RF Technology, Inc. 1 WF61 Product Specification PRELIMINARY Description 12mm x 12mm x 2.2 mm (WF61A) 12mm x 12mm x 2.7 mm (WF61L) Amp ed RF Tech presents the WF61 WiFi dual band
More informationDescription: Major features and benefits
July 2011 DFMC DMC(V) Description: Phoenix Contact introduces a new line of stacked headers and plugs that provide a higher density application than previously available in a European-style terminal block.
More informationLayout Analysis Analog Block
Layout Analysis Analog Block Sample Report Analysis from an HD Video/Audio SoC For any additional technical needs concerning semiconductor and electronics technology, please call Sales at Chipworks. 3685
More informationDOGM GRAPHIC SERIES 128x64 DOTS
DOGM GRAPHIC SERIES 128x64 DOTS 27.6.2007 available from 1 pc. off! flat: 5.6mm incl. LED TECHNICAL DATA EA DOGM128W-6 + EA LED55x46-A EA DOGM128B-6 + EA LED55x46-W EA DOGM128W-6 + EA LED55x46-W * HIGH-CONTRAST
More informationMulti-Key v2.4 Multi-Function Amplifier Keying Interface
Multi-Key v2.4 Multi-Function Amplifier Keying Interface ASSEMBLY & OPERATION INSTRUCTIONS INTRODUCTION The Harbach Electronics, LLC Multi-Key is a multi-function external device designed for the safe
More informationEXOSTIV TM. Frédéric Leens, CEO
EXOSTIV TM Frédéric Leens, CEO A simple case: a video processing platform Headers & controls per frame : 1.024 bits 2.048 pixels 1.024 lines Pixels per frame: 2 21 Pixel encoding : 36 bit Frame rate: 24
More informationScaling up of the Iris AO segmented DM technology for atmospheric correction
Scaling up of the Iris AO segmented DM technology for atmospheric correction Michael A. Helmbrecht, Ph.D., Min He, Carl Kempf, Ph.D., Patrick Rhodes Iris AO, Inc., 2680 Bancroft Way, Berkeley, CA 94704
More informationDesign and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset
Design and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset Course Number: ECE 533 Spring 2013 University of Tennessee Knoxville Instructor: Dr. Syed Kamrul Islam Prepared by
More informationTTC Interface Module for ATLAS Read-Out Electronics: Final production version based on Xilinx FPGA devices
Physics & Astronomy HEP Electronics TTC Interface Module for ATLAS Read-Out Electronics: Final production version based on Xilinx FPGA devices LECC 2004 Matthew Warren warren@hep.ucl.ac.uk Jon Butterworth,
More informationSR1320AD DC TO 20GHZ GAAS SP3T SWITCH
FEATURES: Low Insertion Loss: 1.6dB at 20GHz High Isolation: 42dB at 20GHz Excellent Return Loss 19ns Switching Speed GaAs phemt Technology PACKAGE - BARE DIE, 1.91MM X 2.11MM X 0.10MM 100% RoHS Compliant
More informationAD-A FEB '* Subject: AT&T OETC Quarterly Technical Report for Oct-Dec Date: Jan 13,1994 From: Yiu-man Wong.
AD-A275 780 0DT1C FEB 16 1904 '* I AT&T Bel Aboratorsi Subject: AT&T OETC Quarterly Technical Report for Oct-Dec 19931 Date: Jan 13,1994 From: Yiu-man Wong AT&T Bel Labs. STC 2K-205 9999 Hamilton Blvd
More informationThe hybrid photon detectors for the LHCb-RICH counters
7 th International Conference on Advanced Technology and Particle Physics The hybrid photon detectors for the LHCb-RICH counters Maria Girone, CERN and Imperial College on behalf of the LHCb-RICH group
More informationEvaluating Oscilloscope Mask Testing for Six Sigma Quality Standards
Evaluating Oscilloscope Mask Testing for Six Sigma Quality Standards Application Note Introduction Engineers use oscilloscopes to measure and evaluate a variety of signals from a range of sources. Oscilloscopes
More informationPerformance Modeling and Noise Reduction in VLSI Packaging
Performance Modeling and Noise Reduction in VLSI Packaging Ph.D. Defense Brock J. LaMeres University of Colorado October 7, 2005 October 7, 2005 Performance Modeling and Noise Reduction in VLSI Packaging
More informationASNT8140. ASNT8140-KMC DC-23Gbps PRBS Generator with the (x 7 + x + 1) Polynomial. vee. vcc qp. vcc. vcc qn. qxorp. qxorn. vee. vcc rstn_p.
ASNT8140-KMC DC-23Gbps PRBS Generator with the (x 7 + x + 1) Polynomial Full-length (2 7-1) pseudo-random binary sequence (PRBS) generator DC to 23Gbps output data rate Additional output delayed by half
More informationnmos transistor Basics of VLSI Design and Test Solution: CMOS pmos transistor CMOS Inverter First-Order DC Analysis CMOS Inverter: Transient Response
nmos transistor asics of VLSI Design and Test If the gate is high, the switch is on If the gate is low, the switch is off Mohammad Tehranipoor Drain ECE495/695: Introduction to Hardware Security & Trust
More informationImplementation Challenges and Solutions of Low-Power, High-Performance Memory Systems
WHITE PAPER Implementation Challenges and Solutions of Low-Power, High-Performance Memory Systems 1050 Enterprise Way, Suite 700 Sunnyvale, CA 94089 Phone: + 1 408 462 8000 Fax: + 1 408 462 8001 www.rambus.com
More informationXJTAG. Boundary Scan Tool. diagnosys.com
XJTAG Boundary Scan Tool diagnosys.com XJLink Overview The XJLink is a small, portable, USB 2.0 to JTAG adapter that provides a high speed interface (480Mbps) to the JTAG chain. The small, lightweight
More informationAMP DISPLAY INC. SPECIFICATIONS AMP DISPLAY INC 9856 SIXTH STREET RANCHO CUCAMONGA CA TEL: FAX:
AMP DISPLA INC. SPECIFICATIONS CUSTOMER CUSTOMER PART NO. AMP PART NO. APPROVED B DATE Approved For Specifications Approved For Specifications & Sample AMP DISPLA INC 9856 SITH STREET RANCHO CUCAMONGA
More informationHow to overcome/avoid High Frequency Effects on Debug Interfaces Trace Port Design Guidelines
How to overcome/avoid High Frequency Effects on Debug Interfaces Trace Port Design Guidelines An On-Chip Debugger/Analyzer (OCD) like isystem s ic5000 (Figure 1) acts as a link to the target hardware by
More informationTCP-3039H. Advance Information 3.9 pf Passive Tunable Integrated Circuits (PTIC) PTIC. RF in. RF out
TCP-3039H Advance Information 3.9 pf Passive Tunable Integrated Circuits (PTIC) Introduction ON Semiconductor s PTICs have excellent RF performance and power consumption, making them suitable for any mobile
More information30 GHz Attenuator Performance and De-Embedment
30GHz De-Embedment Application Note - Page 1 of 6 Theory of De-Embedment. Due to the need for smaller packages and higher signal integrity a vast majority of todays RF and Microwave components are utilizing
More informationDynamic Animation Cube Group 1 Joseph Clark Michael Alberts Isaiah Walker Arnold Li
Dynamic Animation Cube Group 1 Joseph Clark Michael Alberts Isaiah Walker Arnold Li Sponsored by: Department of Electrical Engineering & Computer Science at UCF What is the DAC? The DAC is an array of
More informationSingMai Electronics SM06. Advanced Composite Video Interface: HD-SDI to acvi converter module. User Manual. Revision 0.
SM06 Advanced Composite Video Interface: HD-SDI to acvi converter module User Manual Revision 0.4 1 st May 2017 Page 1 of 26 Revision History Date Revisions Version 17-07-2016 First Draft. 0.1 28-08-2016
More informationThe Read-Out system of the ALICE pixel detector
The Read-Out system of the ALICE pixel detector Kluge, A. for the ALICE SPD collaboration CERN, CH-1211 Geneva 23, Switzerland Abstract The on-detector electronics of the ALICE silicon pixel detector (nearly
More informationDigital Integrated Circuits Lecture 19: Design for Testability
Digital Integrated Circuits Lecture 19: Design for Testability Chih-Wei Liu VLSI Signal Processing LAB National Chiao Tung University cwliu@twins.ee.nctu.edu.tw DIC-Lec19 cwliu@twins.ee.nctu.edu.tw 1 Outline
More informationEmbedded Master Module
September 14, 2011 G H I Comparison Document Embedded Master Module E l e c t r o n i c s GHI Electronics offers various.net Micro Framework hardware solutions that fit a wide range of applications with
More informationNational Park Service Photo Utah 400 Series 1 Digital Routing Switcher
National Park Service Photo Utah 400 Series 1 Digital Routing Switcher Utah 400 Series 1 Visit for our other products Utah Scientific offers a wide range of control panels to suit any type of routing switcher
More informationXRM-HD-SDI. HD SDI Adaptor Module. User Guide. Version 1.1
XRM-HD-SDI HD SDI Adaptor Module User Guide Version 1.1 Alpha Data 4 West Silvermills Lane Edinburgh EH3 5BD UK Phone: +44 (0) 131 558 2600 Fax: +44 (0) 131 558 2700 Email: support@alphadata.co.uk Alpha
More information