The CLEO-III Trigger: Analog and Digital Calorimetry

Size: px
Start display at page:

Download "The CLEO-III Trigger: Analog and Digital Calorimetry"

Transcription

1 The CLEO-III Trigger: Analog and Digital Calorimetry George Gollin University of Illinois at Urbana-Champaign Nuclear Science Symposium and Medical Imaging Conference, Lyon, France, October 15-20, 2000 Paper NSS575 C. Bebek 2, T.J. Bergfeld 1, J.A. Ernst 1, G.D. Gollin 1, M.J. Haney 1, R.M. Hans 1, E.E. Johnson 1, C.L. Plager 1, C. Sedlack 1, M.A. Selen 1, C.R. Strohman 2, and J. Williams 1 1 Department of Physics, University of Illinois at Urbana-Champaign, 1110 West Green Street, Urbana, Illinois Wilson Laboratory, Cornell University, Ithaca, NY

2 The CLEO-III Trigger: Analog and Digital Calorimetry. George Gollin, University of Illinois 2 Outline CLEO-III trigger description What s new since CLEO-II.5 Signal path: calorimeter trigger Analog processing Digital processing Neat analog stuff self-test capability gain adjustments output pulse width control Wrinkles See:

3 The CLEO-III Trigger: Analog and Digital Calorimetry. George Gollin, University of Illinois 3 CLEO-III detector

4 The CLEO-III Trigger: Analog and Digital Calorimetry. George Gollin, University of Illinois 4 CTL Mixer-Shapers DR3 preamplifiers DAQ TILE daughter boards QVME (quiet master) Barrel analog TILE daughter boards QVME (quiet master) AXX AXTR TIM DM/CTL Axial drift chamber G/CAL DFC DM/CTL Flow control/gating Endcaps analog TPRO (tile processor) SURF TPRO (tile processor) SURF STTR TIM DM/CTL Stereo drift chamber The CLEO-III trigger TIM DM/CTL CCGL AXPR TRCR L1TR LUMI TIM DM/CTL Pulser Calorimeter digital Level 1 decision

5 The CLEO-III Trigger: Analog and Digital Calorimetry. George Gollin, University of Illinois 5 CLEO-II vs. CLEO-III CLEO-II CLEO-III 1 crystal trigger efficiency shower energy Hard to model well... 1 crystal Showers spanning boundaries between regions in the CLEO-II calorimeter were difficult to simulate precisely. For CLEO-III, which forms analog sums of overlapping regions, at least one tile will contain the entire shower.

6 The CLEO-III Trigger: Analog and Digital Calorimetry. George Gollin, University of Illinois 6 Signal path for one CsI crystal preamps mixer-shaper from neighbors CsI crystal m/s controller to ADC s daughter board to neighbors hi/med/low Gray code TILE (services, test pulses) TPRO (tile processors) SURF (merge results) CsI: fast edge, ~900 ns fall time Preamp: peak ~3 µs, fall ~180 µs. M/s controller: peak ~2.5 µs, fall ~8 µs. Daughter board copies its mixer-shaper signal to neighbors Daughter board sums 4 analog signals Summed signal shaped (bipolar), then discriminated. Signals > hi/med/lo thresholds: zero-crossing-synched logic pulses sent to tile processors. Results from tile processors (4 barrel, 2 endcap) combined by SURF boards, then sent to Level 1 trigger. To Level 1

7 The CLEO-III Trigger: Analog and Digital Calorimetry. George Gollin, University of Illinois 7 off-board test pulses mixershaper test pulse generate copies receive copies gain adjust sum shape ZCD discriminate, then detect zero-crossing high medium low off-board mixer-shaper sum high medium low generate programmablewidth logic pulse on ZCD Gray code to TPRO bipolar shaped pulse bipolar pulse crosses threshold bipolar pulse crosses zero CLEO-III to tile processor daughter board

8 The CLEO-III Trigger: Analog and Digital Calorimetry. George Gollin, University of Illinois 8 Tile processing steps θ projection: 12 bins, 3 thresholds High thresh. tile Med. thresh. tile Low thres. tile φ H M L θ 1 2 Filter Project 2 1 H M L φ projection: 16 bins, 3 thresholds

9 The CLEO-III Trigger: Analog and Digital Calorimetry. George Gollin, University of Illinois 9 Self-test features Inject realistic test pulses into input transistors so that full signal path is driven...

10 The CLEO-III Trigger: Analog and Digital Calorimetry. George Gollin, University of Illinois 10 Self-test features thresholds test pulse to daughter board bipolar shaped pulse test pulses test pulse receive copies ZCD1 (low thresh, then zero-crossing detected) ZCD2 (med thresh, then zero-crossing detected) ZCD3 (high thresh, then zero-crossing detected) mixershaper generate copies Trigger bits for tile processor (before Gray encoding) Generate test pulse Clock readback latches Vary test pulse - latch clock delay and thresholds to test boards: discriminator + threshold DAC = ADC -500 ns to +25 µs, 1 ns steps steps

11 The CLEO-III Trigger: Analog and Digital Calorimetry. George Gollin, University of Illinois 11 Gain adjustments... Analog Devices AD8842 TrimDAC

12 The CLEO-III Trigger: Analog and Digital Calorimetry. George Gollin, University of Illinois 12 Gain adjustments... AD8842: very nice device, ~1 = C per channel, but be careful...

13 The CLEO-III Trigger: Analog and Digital Calorimetry. George Gollin, University of Illinois 13 Output pulse width programming current mirror 74LS123 monostable multivibrator (one-shot) set width timing capacitor

14 The CLEO-III Trigger: Analog and Digital Calorimetry. George Gollin, University of Illinois 14 Life is always interesting... Noise environment hard to predict before installation. ~4 MHz common-mode glitch at 60 Hz coherent noise upstream of sum high frequency supply noise in full system (PSRR drops at high frequencies) Lots of ferrite toroids on cables to block common mode noise... Grounds are hard for physicists to understand: confusion over IR vs. IωL voltage differences, etc. etc.

15 The CLEO-III Trigger: Analog and Digital Calorimetry. George Gollin, University of Illinois 15 Life is always interesting... Parts didn t always behave like we expected: touchy (non-maxim) discriminators correct configuration data shift / load / clear algorithm is different from documentation surprising (mixed signal) device sensitivity to noise on digital inputs Mixed signal (analog/digital) boards are tricky: board layout is important. Experimental halls flood, submerging spare boards temporarily kept in boxes on the floor

16 The CLEO-III Trigger: Analog and Digital Calorimetry. George Gollin, University of Illinois 16 Art simulates life... Good analog simulation tools, well-integrated with circuit design capture, proved invaluable. User interface could be improved. Often, SPICE models for new devices don t exist. Including layout information in simulation can be complicated.

17 The CLEO-III Trigger: Analog and Digital Calorimetry. George Gollin, University of Illinois 17 We re working on it... System has not been in use for very long. We are currently investigating: relative timing for signals passed from neighboring daughter boards vs. directly from mixer-shapers noise associated with analog signals passed across VME crate boundaries Built for CLEO-III calorimeter trigger: ~700 daughter boards ~30 TILE boards ~30 mixer-shaper controllers ~8 tile processor boards ~8 QVME ~4 SURF...

Timing Pulses. Important element of laboratory electronics. Pulses can control logical sequences with precise timing.

Timing Pulses. Important element of laboratory electronics. Pulses can control logical sequences with precise timing. Timing Pulses Important element of laboratory electronics Pulses can control logical sequences with precise timing. If your detector sees a charged particle or a photon, you might want to signal a clock

More information

HARDROC, Readout chip of the Digital Hadronic Calorimeter of ILC

HARDROC, Readout chip of the Digital Hadronic Calorimeter of ILC HARDROC, Readout chip of the Digital Hadronic Calorimeter of ILC S. Callier a, F. Dulucq a, C. de La Taille a, G. Martin-Chassard a, N. Seguin-Moreau a a OMEGA/LAL/IN2P3, LAL Université Paris-Sud, Orsay,France

More information

A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1

A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1 A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1 J. M. Bussat 1, G. Bohner 1, O. Rossetto 2, D. Dzahini 2, J. Lecoq 1, J. Pouxe 2, J. Colas 1, (1) L. A. P. P. Annecy-le-vieux, France (2) I. S. N. Grenoble,

More information

Front End Electronics

Front End Electronics CLAS12 Ring Imaging Cherenkov (RICH) Detector Mid-term Review Front End Electronics INFN - Ferrara Matteo Turisini 2015 October 13 th Overview Readout requirements Hardware design Electronics boards Integration

More information

FRONT-END AND READ-OUT ELECTRONICS FOR THE NUMEN FPD

FRONT-END AND READ-OUT ELECTRONICS FOR THE NUMEN FPD FRONT-END AND READ-OUT ELECTRONICS FOR THE NUMEN FPD D. LO PRESTI D. BONANNO, F. LONGHITANO, D. BONGIOVANNI, S. REITO INFN- SEZIONE DI CATANIA D. Lo Presti, NUMEN2015 LNS, 1-2 December 2015 1 OVERVIEW

More information

A pixel chip for tracking in ALICE and particle identification in LHCb

A pixel chip for tracking in ALICE and particle identification in LHCb A pixel chip for tracking in ALICE and particle identification in LHCb K.Wyllie 1), M.Burns 1), M.Campbell 1), E.Cantatore 1), V.Cencelli 2) R.Dinapoli 3), F.Formenti 1), T.Grassi 1), E.Heijne 1), P.Jarron

More information

Novel Digital Pileup Inspection Circuit for a Gamma Ray Spectroscopy System

Novel Digital Pileup Inspection Circuit for a Gamma Ray Spectroscopy System Journal of Nuclear and Particle Physics 2014, 4(2): 58-64 DOI: 10.5923/j.jnpp.20140402.02 Novel Digital Pileup Inspection Circuit for a Gamma Ray Spectroscopy System Onyemaechi N. Ofodile 1,*, Matthew

More information

Front End Electronics

Front End Electronics CLAS12 Ring Imaging Cherenkov (RICH) Detector Mid-term Review Front End Electronics INFN - Ferrara Matteo Turisini 2015 October 13 th Overview Readout requirements Hardware design Electronics boards Integration

More information

MUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL

MUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL 1. A stage in a shift register consists of (a) a latch (b) a flip-flop (c) a byte of storage (d) from bits of storage 2. To serially shift a byte of data into a shift register, there must be (a) one click

More information

TIME RESOLVED XAS DATA COLLECTION WITH AN XIA DXP-4T SPECTROMETER

TIME RESOLVED XAS DATA COLLECTION WITH AN XIA DXP-4T SPECTROMETER TIME RESOLVED XAS DATA COLLECTION WITH AN XIA DXP-4T SPECTROMETER W.K. WARBURTON, B. HUBBARD & C. ZHOU X-ray strumentation Associates 2513 Charleston Road, STE 207, Mountain View, CA 94043 USA C. BOOTH

More information

CMS Conference Report

CMS Conference Report Available on CMS information server CMS CR 1997/017 CMS Conference Report 22 October 1997 Updated in 30 March 1998 Trigger synchronisation circuits in CMS J. Varela * 1, L. Berger 2, R. Nóbrega 3, A. Pierce

More information

4 MHz Lock-In Amplifier

4 MHz Lock-In Amplifier 4 MHz Lock-In Amplifier SR865A 4 MHz dual phase lock-in amplifier SR865A 4 MHz Lock-In Amplifier 1 mhz to 4 MHz frequency range Low-noise current and voltage inputs Touchscreen data display - large numeric

More information

Highly Accelerated Stress Screening of the Atlas Liquid Argon Calorimeter Front End Boards

Highly Accelerated Stress Screening of the Atlas Liquid Argon Calorimeter Front End Boards Highly Accelerated Stress Screening of the Atlas Liquid Argon Calorimeter Front End Boards K. Benslama, G. Brooijmans, C.-Y. Chi, D. Dannheim, I. Katsanos, J. Parsons, S. Simion Nevis Labs, Columbia University

More information

PICOSECOND TIMING USING FAST ANALOG SAMPLING

PICOSECOND TIMING USING FAST ANALOG SAMPLING PICOSECOND TIMING USING FAST ANALOG SAMPLING H. Frisch, J-F Genat, F. Tang, EFI Chicago, Tuesday 6 th Nov 2007 INTRODUCTION In the context of picosecond timing, analog detector pulse sampling in the 10

More information

A flexible FPGA based QDC and TDC for the HADES and the CBM calorimeters TWEPP 2016, Karlsruhe HADES CBM

A flexible FPGA based QDC and TDC for the HADES and the CBM calorimeters TWEPP 2016, Karlsruhe HADES CBM A flexible FPGA based QDC and TDC for the HADES and the CBM calorimeters TWEPP 2016, Karlsruhe + + + = PaDiWa-AMPS front-end Adrian Rost for the HADES and CBM collaborations PMT Si-PM (MPPC) 27.09.2016

More information

GREAT 32 channel peak sensing ADC module: User Manual

GREAT 32 channel peak sensing ADC module: User Manual GREAT 32 channel peak sensing ADC module: User Manual Specification: 32 independent timestamped peak sensing, ADC channels. Input range 0 to +8V. Sliding scale correction. Peaking time greater than 1uS.

More information

ALICE Muon Trigger upgrade

ALICE Muon Trigger upgrade ALICE Muon Trigger upgrade Context RPC Detector Status Front-End Electronics Upgrade Readout Electronics Upgrade Conclusions and Perspectives Dr Pascal Dupieux, LPC Clermont, QGPF 2013 1 Context The Muon

More information

Features of the 745T-20C: Applications of the 745T-20C: Model 745T-20C 20 Channel Digital Delay Generator

Features of the 745T-20C: Applications of the 745T-20C: Model 745T-20C 20 Channel Digital Delay Generator 20 Channel Digital Delay Generator Features of the 745T-20C: 20 Independent delay channels - 100 ps resolution - 25 ps rms jitter - 10 second range Output pulse up to 6 V/50 Ω Independent trigger for every

More information

B. Sc. III Semester (Electronics) - ( ) Digital Electronics-II) BE-301 MODEL ANSWER (AS-2791)

B. Sc. III Semester (Electronics) - ( ) Digital Electronics-II) BE-301 MODEL ANSWER (AS-2791) B. Sc. III Semester (Electronics) - (2013-14) Digital Electronics-II) BE-301 MODEL ANSWER (AS-2791) Section-[A] i. (B) ii. (A) iii. (D) iv. (C) v. (C) vi. (C) vii. (D) viii. (B) Ans-(ix): In JK flip flop

More information

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

Introduction. NAND Gate Latch.  Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1 2007 Introduction BK TP.HCM FLIP-FLOP So far we have seen Combinational Logic The output(s) depends only on the current values of the input variables Here we will look at Sequential Logic circuits The

More information

6.111 Project Proposal IMPLEMENTATION. Lyne Petse Szu-Po Wang Wenting Zheng

6.111 Project Proposal IMPLEMENTATION. Lyne Petse Szu-Po Wang Wenting Zheng 6.111 Project Proposal Lyne Petse Szu-Po Wang Wenting Zheng Overview: Technology in the biomedical field has been advancing rapidly in the recent years, giving rise to a great deal of efficient, personalized

More information

THE WaveDAQ SYSTEM FOR THE MEG II UPGRADE

THE WaveDAQ SYSTEM FOR THE MEG II UPGRADE Stefan Ritt, Paul Scherrer Institute, Switzerland Luca Galli, Fabio Morsani, Donato Nicolò, INFN Pisa, Italy THE WaveDAQ SYSTEM FOR THE MEG II UPGRADE DRS4 Chip 0.2-2 ns Inverter Domino ring chain IN Clock

More information

Hardware Verification after Installation. D0 Run IIB L1Cal Technical Readiness Review. Presented by Dan Edmunds August 2005

Hardware Verification after Installation. D0 Run IIB L1Cal Technical Readiness Review. Presented by Dan Edmunds August 2005 Hardware Verification after Installation D0 Run IIB L1Cal Technical Readiness Review Presented by Dan Edmunds 26-27 August 2005 The purpose of this talk is to describe to the committee how various aspects

More information

Chapter 4: One-Shots, Counters, and Clocks

Chapter 4: One-Shots, Counters, and Clocks Chapter 4: One-Shots, Counters, and Clocks I. The Monostable Multivibrator (One-Shot) The timing pulse is one of the most common elements of laboratory electronics. Pulses can control logical sequences

More information

Online Monitoring of L1CT in Run IIa. bonus: experience from Run I

Online Monitoring of L1CT in Run IIa. bonus: experience from Run I Online Monitoring of L1CT in Run IIa bonus: experience from Run I Philippe Laurens 20-Feb-2003 L1 Cal Monitoring Monitoring can mean many things Anything related to observation of system s operation Different

More information

Digital Circuits. Innovation Fellows Program

Digital Circuits. Innovation Fellows Program Innovation Fellows Program Digital Circuits, http://saliterman.umn.edu/ Department of Biomedical Engineering, University of Minnesota Topics Digital Electronics TTL and CMOS Logic National Instrument s

More information

Tracking Detector R&D at Cornell University and Purdue University

Tracking Detector R&D at Cornell University and Purdue University Tracking Detector R&D at Cornell University and Purdue University We have requested funding for this research from NSF through UCLC. Information available at the web site: * this presentation Cornell University

More information

The Cornell/Purdue TPC

The Cornell/Purdue TPC The Cornell/Purdue TPC Cornell University Purdue University D. P. Peterson G. Bolla L. Fields I. P. J. Shipsey R. S. Galik P. Onyisi Information available at the web site: http://w4.lns.cornell.edu/~dpp/tpc_test_lab_info.html

More information

SuperB- DCH. Servizio Ele<ronico Laboratori FrascaA

SuperB- DCH. Servizio Ele<ronico Laboratori FrascaA 1 Outline 2 DCH FEE Constraints/Estimate & Main Blocks front- end main blocks Constraints & EsAmate Trigger rate (150 khz) Trigger/DAQ data format I/O BW Trigger Latency Minimum trigger spacing. Chamber

More information

... A COMPUTER SYSTEM FOR MULTIPARAMETER PULSE HEIGHT ANALYSIS AND CONTROL*

... A COMPUTER SYSTEM FOR MULTIPARAMETER PULSE HEIGHT ANALYSIS AND CONTROL* I... A COMPUTER SYSTEM FOR MULTIPARAMETER PULSE HEIGHT ANALYSIS AND CONTROL* R. G. Friday and K. D. Mauro Stanford Linear Accelerator Center Stanford University, Stanford, California 94305 SLAC-PUB-995

More information

4-Channel Video Filter for RGB and CVBS Video

4-Channel Video Filter for RGB and CVBS Video 19-2951; Rev 2; 2/7 4-Channel Video Filter for RGB and CVBS Video General Description The 4-channel, buffered video reconstruction filter is ideal for anti-aliasing and DAC-smoothing video applications

More information

Lab 1 Introduction to the Software Development Environment and Signal Sampling

Lab 1 Introduction to the Software Development Environment and Signal Sampling ECEn 487 Digital Signal Processing Laboratory Lab 1 Introduction to the Software Development Environment and Signal Sampling Due Dates This is a three week lab. All TA check off must be completed before

More information

DIGITAL CIRCUIT COMBINATORIAL LOGIC

DIGITAL CIRCUIT COMBINATORIAL LOGIC DIGITAL CIRCUIT COMBINATORIAL LOGIC Logic levels: one zero true false high low CMOS logic levels: 1 => 0.7 V DD 0.4 V DD = noise margin 0 =< 0.3 V DD Positive logic: high = 1 = true low = 0 = false Negative

More information

GFT Channel Digital Delay Generator

GFT Channel Digital Delay Generator Features 20 independent delay Channels 100 ps resolution 25 ps rms jitter 10 second range Output pulse up to 6 V/50 Ω Independent trigger for every channel Fours Triggers Three are repetitive from three

More information

HaRDROC performance IN2P3/LAL+IPNL+LLR IN2P3/IPNL LYON. M. BOUCHEL, J. FLEURY, C. de LA TAILLE, G. MARTIN-CHASSARD, N. SEGUIN-MOREAU IN2P3/LAL ORSAY

HaRDROC performance IN2P3/LAL+IPNL+LLR IN2P3/IPNL LYON. M. BOUCHEL, J. FLEURY, C. de LA TAILLE, G. MARTIN-CHASSARD, N. SEGUIN-MOREAU IN2P3/LAL ORSAY HaRDROC performance IN2P3/LAL+IPNL+LLR R. GAGLIONE, I. LAKTINEH, H. MATHEZ IN2P3/IPNL LYON M. BOUCHEL, J. FLEURY, C. de LA TAILLE, G. MARTIN-CHASSARD, N. SEGUIN-MOREAU IN2P3/LAL ORSAY V. BOUDRY, J.C. BRIENT,

More information

PGT104 Digital Electronics. PGT104 Digital Electronics

PGT104 Digital Electronics. PGT104 Digital Electronics 1 Part 5 Latches, Flip-flop and Timers isclaimer: Most of the contents (if not all) are extracted from resources available for igital Fundamentals 10 th Edition 2 Latches A latch is a temporary storage

More information

ADF-2 Production Readiness Review

ADF-2 Production Readiness Review ADF-2 Production Readiness Review Presented by D. Edmunds 11-FEB-2005 The ADF-2 circuit board is part of the new Run IIB Level 1 Calorimeter Trigger. The purpose of this note is to provide the ADF-2 Production

More information

Topic 8. Sequential Circuits 1

Topic 8. Sequential Circuits 1 Topic 8 Sequential Circuits 1 Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Rabaey Chapter 7 URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk 1 Based on

More information

First LHC Beams in ATLAS. Peter Krieger University of Toronto On behalf of the ATLAS Collaboration

First LHC Beams in ATLAS. Peter Krieger University of Toronto On behalf of the ATLAS Collaboration First LHC Beams in ATLAS Peter Krieger University of Toronto On behalf of the ATLAS Collaboration Cutaway View LHC/ATLAS (Graphic) P. Krieger, University of Toronto Aspen Winter Conference, Feb. 2009 2

More information

Update on DAQ for 12 GeV Hall C

Update on DAQ for 12 GeV Hall C Update on DAQ for 12 GeV Hall C Brad Sawatzky Hall C Winter User Group Meeting Jan 20, 2017 SHMS/HMS Trigger/Electronics H. Fenker 2 SHMS / HMS Triggers SCIN = 3/4 hodoscope planes CER = Cerenkov(s) STOF

More information

Digital Delay / Pulse Generator DG535 Digital delay and pulse generator (4-channel)

Digital Delay / Pulse Generator DG535 Digital delay and pulse generator (4-channel) Digital Delay / Pulse Generator Digital delay and pulse generator (4-channel) Digital Delay/Pulse Generator Four independent delay channels Two fully defined pulse channels 5 ps delay resolution 50 ps

More information

A fast and precise COME & KISS* QDC and TDC for diamond detectors and further applications

A fast and precise COME & KISS* QDC and TDC for diamond detectors and further applications A fast and precise COME & KISS* QDC and TDC for diamond detectors and further applications 3 rd ADAMAS Collaboration Meeting (2014) Trento, Italy *use commercial elements and keep it small & simple + +

More information

V6118 EM MICROELECTRONIC - MARIN SA. 2, 4 and 8 Mutiplex LCD Driver

V6118 EM MICROELECTRONIC - MARIN SA. 2, 4 and 8 Mutiplex LCD Driver EM MICROELECTRONIC - MARIN SA 2, 4 and 8 Mutiplex LCD Driver Description The is a universal low multiplex LCD driver. The version 2 drives two ways multiplex (two blackplanes) LCD, the version 4, four

More information

GFT Channel Slave Generator

GFT Channel Slave Generator GFT1018 8 Channel Slave Generator Features 8 independent delay channels 1 ps time resolution < 100 ps rms jitter for optical triggered delays 1 second range Electrical or optical output Three trigger modes

More information

What's the SPO technology?

What's the SPO technology? What's the SPO technology? SDS2000 Series digital storage oscilloscope, with bandwidth up to 300 MHz, maximum sampling rate 2GSa/s, a deep memory of 28Mpts, high capture rate of 110,000wfs/s, multi-level

More information

Beam test of the QMB6 calibration board and HBU0 prototype

Beam test of the QMB6 calibration board and HBU0 prototype Beam test of the QMB6 calibration board and HBU0 prototype J. Cvach 1, J. Kvasnička 1,2, I. Polák 1, J. Zálešák 1 May 23, 2011 Abstract We report about the performance of the HBU0 board and the optical

More information

A MISSILE INSTRUMENTATION ENCODER

A MISSILE INSTRUMENTATION ENCODER A MISSILE INSTRUMENTATION ENCODER Item Type text; Proceedings Authors CONN, RAYMOND; BREEDLOVE, PHILLIP Publisher International Foundation for Telemetering Journal International Telemetering Conference

More information

Vintage Audio MSL-MK2. Quad VCA Buss Compressor

Vintage Audio MSL-MK2. Quad VCA Buss Compressor Vintage Audio MSL-MK2 Quad VCA Buss Compressor Vintage Audio MSL-mk2 Quad VCA Compressor ++ Congratulations on your purchase of your new Vintage Audio MSL-mk2 Quad VCA Buss compressor. The MSL-mk2 is based

More information

Update on DAQ for 12 GeV Hall C. Brad Sawatzky

Update on DAQ for 12 GeV Hall C. Brad Sawatzky Update on DAQ for 12 GeV Hall C Brad Sawatzky SHMS/HMS Trigger/Electronics H. Fenker 2 SHMS / HMS Triggers SCIN = 3/4 hodoscope planes CER = Cerenkov(s) STOF = S1 + S2 EL-Hi = SCIN + PSh_Hi EL-Lo = 2/3{SCIN,

More information

25.5 A Zero-Crossing Based 8b, 200MS/s Pipelined ADC

25.5 A Zero-Crossing Based 8b, 200MS/s Pipelined ADC 25.5 A Zero-Crossing Based 8b, 200MS/s Pipelined ADC Lane Brooks and Hae-Seung Lee Massachusetts Institute of Technology 1 Outline Motivation Review of Op-amp & Comparator-Based Circuits Introduction of

More information

BEMC electronics operation

BEMC electronics operation Appendix A BEMC electronics operation The tower phototubes are powered by CockroftWalton (CW) bases that are able to keep the high voltage up to a high precision. The bases are programmed through the serial

More information

DT9857E. Key Features: Dynamic Signal Analyzer for Sound and Vibration Analysis Expandable to 64 Channels

DT9857E. Key Features: Dynamic Signal Analyzer for Sound and Vibration Analysis Expandable to 64 Channels DT9857E Dynamic Signal Analyzer for Sound and Vibration Analysis Expandable to 64 Channels The DT9857E is a high accuracy dynamic signal acquisition module for noise, vibration, and acoustic measurements

More information

Realization and Test of the Engineering Prototype of the CALICE Tile Hadron Calorimeter

Realization and Test of the Engineering Prototype of the CALICE Tile Hadron Calorimeter Realization and Test of the Engineering Prototype of the CALICE Tile Hadron Calorimeter Mark Terwort on behalf of the CALICE collaboration arxiv:1011.4760v1 [physics.ins-det] 22 Nov 2010 Abstract The CALICE

More information

RF Testing of A Single FPIX1 for BTeV

RF Testing of A Single FPIX1 for BTeV RF Testing of A Single FPIX1 for BTeV James Price Wayne State University 08/24/2004 Performed at Fermi National Accelerator Laboratory This summer I spent two and a half months working at the Fermi National

More information

Chapter 5 Flip-Flops and Related Devices

Chapter 5 Flip-Flops and Related Devices Chapter 5 Flip-Flops and Related Devices Chapter 5 Objectives Selected areas covered in this chapter: Constructing/analyzing operation of latch flip-flops made from NAND or NOR gates. Differences of synchronous/asynchronous

More information

BASE-LINE WANDER & LINE CODING

BASE-LINE WANDER & LINE CODING BASE-LINE WANDER & LINE CODING PREPARATION... 28 what is base-line wander?... 28 to do before the lab... 29 what we will do... 29 EXPERIMENT... 30 overview... 30 observing base-line wander... 30 waveform

More information

Minimize your cost for Phased Array & TOFD

Minimize your cost for Phased Array & TOFD Minimize your cost for Phased Array & TOFD Latest ultrasonic flaw detector from SIUI, incorporates the latest advancements in Encoder In/Out UT/ TOFD Probe high-performance Phased Array and TOFD detection

More information

HP 71910A and 71910P Wide Bandwidth Receiver Technical Specifications

HP 71910A and 71910P Wide Bandwidth Receiver Technical Specifications HP 71910A and 71910P Wide Bandwidth Receiver Technical Specifications 100 Hz to 26.5 GHz The HP 71910A/P is a receiver for monitoring signals from 100 Hz to 26.5 GHz. It provides a cost effective combination

More information

WBS Calorimeter Trigger. Wesley Smith, U. Wisconsin CMS Trigger Project Manager. DOE/NSF Review April 12, 2000

WBS Calorimeter Trigger. Wesley Smith, U. Wisconsin CMS Trigger Project Manager. DOE/NSF Review April 12, 2000 WBS 3.1.2 - Calorimeter Trigger Wesley Smith, U. Wisconsin CMS Trigger Project Manager DOE/NSF Review April 12, 2000 1 Calorimeter Electronics Interface Calorimeter Trigger Overview 4K 1.2 Gbaud serial

More information

4-Channel Video Reconstruction Filter

4-Channel Video Reconstruction Filter 19-2948; Rev 1; 1/5 EVALUATION KIT AVAILABLE 4-Channel Video Reconstruction Filter General Description The 4-channel, buffered video reconstruction filter is ideal for anti-aliasing and DAC-smoothing video

More information

Development of beam-collision feedback systems for future lepton colliders. John Adams Institute for Accelerator Science, Oxford University

Development of beam-collision feedback systems for future lepton colliders. John Adams Institute for Accelerator Science, Oxford University Development of beam-collision feedback systems for future lepton colliders P.N. Burrows 1 John Adams Institute for Accelerator Science, Oxford University Denys Wilkinson Building, Keble Rd, Oxford, OX1

More information

ECAL LED system update. A. Celentano

ECAL LED system update. A. Celentano ECAL LED system update A. Celentano 1 ECAL LMS overview (x 4) Design: individual bi-color LEDs mounted in front of each PbWO4 crystal. Main controllers (2 x) Driver Boards (8 x) Connection boards (4 x)

More information

Administrative issues. Sequential logic

Administrative issues. Sequential logic Administrative issues Midterm #1 will be given Tuesday, October 29, at 9:30am. The entire class period (75 minutes) will be used. Open book, open notes. DDPP sections: 2.1 2.6, 2.10 2.13, 3.1 3.4, 3.7,

More information

2 MHz Lock-In Amplifier

2 MHz Lock-In Amplifier 2 MHz Lock-In Amplifier SR865 2 MHz dual phase lock-in amplifier SR865 2 MHz Lock-In Amplifier 1 mhz to 2 MHz frequency range Low-noise current and voltage inputs Touchscreen data display - large numeric

More information

LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES. Masum Hossain University of Alberta

LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES. Masum Hossain University of Alberta LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES Masum Hossain University of Alberta 0 Outline Why ADC-Based receiver? Challenges in ADC-based receiver ADC-DSP based Receiver Reducing impact of Quantization

More information

A TARGET-based camera for CTA

A TARGET-based camera for CTA A TARGET-based camera for CTA TeV Array Readout with GSa/s sampling and Event Trigger (TARGET) chip: overview Custom-designed ASIC for CTA, developed in collaboration with Gary Varner (U Hawaii) Implementation:

More information

Digital Circuits I and II Nov. 17, 1999

Digital Circuits I and II Nov. 17, 1999 Physics 623 Digital Circuits I and II Nov. 17, 1999 Digital Circuits I 1 Purpose To introduce the basic principles of digital circuitry. To understand the small signal response of various gates and circuits

More information

ECE 402L APPLICATIONS OF ANALOG INTEGRATED CIRCUITS SPRING No labs meet this week. Course introduction & lab safety

ECE 402L APPLICATIONS OF ANALOG INTEGRATED CIRCUITS SPRING No labs meet this week. Course introduction & lab safety ECE 402L APPLICATIONS OF ANALOG INTEGRATED CIRCUITS SPRING 2018 Week of Jan. 8 Jan. 15 Jan. 22 Jan. 29 Feb. 5 Feb. 12 Feb. 19 Feb. 26 Mar. 5 & 12 Mar. 19 Mar. 26 Apr. 2 Apr. 9 Apr. 16 Apr. 23 Topic No

More information

2 MHz Lock-In Amplifier

2 MHz Lock-In Amplifier 2 MHz Lock-In Amplifier SR865 2 MHz dual phase lock-in amplifier SR865 2 MHz Lock-In Amplifier 1 mhz to 2 MHz frequency range Dual reference mode Low-noise current and voltage inputs Touchscreen data display

More information

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath Objectives Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath In the previous chapters we have studied how to develop a specification from a given application, and

More information

Prospect and Plan for IRS3B Readout

Prospect and Plan for IRS3B Readout Prospect and Plan for IRS3B Readout 1. Progress on Key Performance Parameters 2. Understanding limitations during LEPS operation 3. Carrier02 Rev. C (with O-E-M improvements) 4. Pre-production tasks/schedule

More information

Reconfigurable Neural Net Chip with 32K Connections

Reconfigurable Neural Net Chip with 32K Connections Reconfigurable Neural Net Chip with 32K Connections H.P. Graf, R. Janow, D. Henderson, and R. Lee AT&T Bell Laboratories, Room 4G320, Holmdel, NJ 07733 Abstract We describe a CMOS neural net chip with

More information

ARDESIA: an X-ray Spectroscopy detection system for synchrotron experiments based on arrays of Silicon Drift Detectors.

ARDESIA: an X-ray Spectroscopy detection system for synchrotron experiments based on arrays of Silicon Drift Detectors. ARDESIA: an X-ray Spectroscopy detection system for synchrotron experiments based on arrays of Silicon Drift Detectors Carlo Fiorini Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico

More information

The ATLAS Tile Calorimeter, its performance with pp collisions and its upgrades for high luminosity LHC

The ATLAS Tile Calorimeter, its performance with pp collisions and its upgrades for high luminosity LHC The ATLAS Tile Calorimeter, its performance with pp collisions and its upgrades for high luminosity LHC Tomas Davidek (Charles University), on behalf of the ATLAS Collaboration Tile Calorimeter Sampling

More information

Paul Rubinov Fermilab Front End Electronics. May 2006 Perugia, Italy

Paul Rubinov Fermilab Front End Electronics. May 2006 Perugia, Italy Minerva Electronics and the Trip-T Paul Rubinov Fermilab Front End Electronics May 2006 Perugia, Italy 1 Outline Minerva Electronics and the TriP-t Minerva TriP-t The concept for Minerva Overview and status

More information

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM MDETS UCTECH's Modular Digital Electronics Training System is a modular course covering the fundamentals, concepts, theory and applications of digital electronics.

More information

Silicon PhotoMultiplier Kits

Silicon PhotoMultiplier Kits Silicon PhotoMultiplier Kits Silicon PhotoMultipliers (SiPM) consist of a high density (up to ~ 10 3 /mm 2 ) matrix of photodiodes with a common output. Each diode is operated in a limited Geiger- Müller

More information

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Introductory Digital Systems Laboratory

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Introductory Digital Systems Laboratory Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.111 - Introductory Digital Systems Laboratory How to Make Your 6.111 Project Work There are a few tricks

More information

Digital Fundamentals: A Systems Approach

Digital Fundamentals: A Systems Approach Digital Fundamentals: A Systems Approach Latches, Flip-Flops, and Timers Chapter 6 Traffic Signal Control Traffic Signal Control: State Diagram Traffic Signal Control: Block Diagram Traffic Signal Control:

More information

The Alice Silicon Pixel Detector (SPD) Peter Chochula for the Alice Pixel Collaboration

The Alice Silicon Pixel Detector (SPD) Peter Chochula for the Alice Pixel Collaboration The Alice Silicon Pixel Detector (SPD) Peter Chochula for the Alice Pixel Collaboration The Alice Pixel Detector R 1 =3.9 cm R 2 =7.6 cm Main Physics Goal Heavy Flavour Physics D 0 K π+ 15 days Pb-Pb data

More information

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) WINTER 2018 EXAMINATION MODEL ANSWER

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) WINTER 2018 EXAMINATION MODEL ANSWER Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in themodel answer scheme. 2) The model answer and the answer written by candidate may

More information

Scintillation Tile Hodoscope for the PANDA Barrel Time-Of-Flight Detector

Scintillation Tile Hodoscope for the PANDA Barrel Time-Of-Flight Detector Scintillation Tile Hodoscope for the PANDA Barrel Time-Of-Flight Detector William Nalti, Ken Suzuki, Stefan-Meyer-Institut, ÖAW on behalf of the PANDA/Barrel-TOF(SciTil) group 12.06.2018, ICASiPM2018 1

More information

DAQ Systems in Hall A

DAQ Systems in Hall A CODA Users Workshop Data Acquisition at Jefferson Lab Newport News June 7, 2004 DAQ Systems in Hall A Overview of Hall A Standard Equipment: HRS, Beamline,... Parity Experiments Third Arms: BigBite, RCS

More information

AN-822 APPLICATION NOTE

AN-822 APPLICATION NOTE APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com Synchronization of Multiple AD9779 Txs by Steve Reine and Gina Colangelo

More information

Commissioning and Initial Performance of the Belle II itop PID Subdetector

Commissioning and Initial Performance of the Belle II itop PID Subdetector Commissioning and Initial Performance of the Belle II itop PID Subdetector Gary Varner University of Hawaii TIPP 2017 Beijing Upgrading PID Performance - PID (π/κ) detectors - Inside current calorimeter

More information

Synchronization of the CMS Cathode Strip Chambers

Synchronization of the CMS Cathode Strip Chambers Synchronization of the CMS Cathode Strip Chambers G. Rakness a, J. Hauser a, D. Wang b a) University of California, Los Angeles b) University of Florida Gregory.Rakness@cern.ch Abstract The synchronization

More information

Reading a GEM with a VLSI pixel ASIC used as a direct charge collecting anode. R.Bellazzini - INFN Pisa. Vienna February

Reading a GEM with a VLSI pixel ASIC used as a direct charge collecting anode. R.Bellazzini - INFN Pisa. Vienna February Reading a GEM with a VLSI pixel ASIC used as a direct charge collecting anode Ronaldo Bellazzini INFN Pisa Vienna February 16-21 2004 The GEM amplifier The most interesting feature of the Gas Electron

More information

BABAR IFR TDC Board (ITB): requirements and system description

BABAR IFR TDC Board (ITB): requirements and system description BABAR IFR TDC Board (ITB): requirements and system description Version 1.1 November 1997 G. Crosetti, S. Minutoli, E. Robutti I.N.F.N. Genova 1. Timing measurement with the IFR Accurate track reconstruction

More information

Design of a Gaussian Filter for the J-PARC E-14 Collaboration

Design of a Gaussian Filter for the J-PARC E-14 Collaboration Design of a Gaussian Filter for the J-PARC E-14 Collaboration Kelsey Morgan with M. Bogdan, J. Ma, and Y. Wah August 16, 2007 1 Abstract This paper describes the design, simulation, and pulse fitting result

More information

CS8803: Advanced Digital Design for Embedded Hardware

CS8803: Advanced Digital Design for Embedded Hardware CS883: Advanced Digital Design for Embedded Hardware Lecture 4: Latches, Flip-Flops, and Sequential Circuits Instructor: Sung Kyu Lim (limsk@ece.gatech.edu) Website: http://users.ece.gatech.edu/limsk/course/cs883

More information

GS1881, GS4881, GS4981 Monolithic Video Sync Separators

GS1881, GS4881, GS4981 Monolithic Video Sync Separators GS11, GS1, GS91 Monolithic Video Sync Separators DATA SHEET FEATURES noise tolerant odd/even flag, back porch and horizontal sync pulse fast recovery from impulse noise excellent temperature stability.5

More information

SDA 3302 Family. GHz PLL with I 2 C Bus and Four Chip Addresses

SDA 3302 Family. GHz PLL with I 2 C Bus and Four Chip Addresses GHz PLL with I 2 C Bus and Four Chip Addresses Preliminary Data Features 1-chip system for MPU control (I 2 C bus) 4 programmable chip addresses Short pull-in time for quick channel switch-over and optimized

More information

EECS150 - Digital Design Lecture 3 Synchronous Digital Systems Review. Announcements

EECS150 - Digital Design Lecture 3 Synchronous Digital Systems Review. Announcements EECS150 - Digital Design Lecture 3 Synchronous Digital Systems Review September 1, 2011 Elad Alon Electrical Engineering and Computer Sciences University of California, Berkeley http://www-inst.eecs.berkeley.edu/~cs150

More information

WAVEJET 300 SERIES OSCILLOSCOPES. New Cover to Come. Unmatched Performance, Portability, and Value

WAVEJET 300 SERIES OSCILLOSCOPES. New Cover to Come. Unmatched Performance, Portability, and Value WAVEJET 300 SERIES OSCILLOSCOPES New Cover to Come Unmatched Performance, Portability, and Value ALL THE TOOLS YOU NEED Automatic Measurements Save time making measurements on your signals by using the

More information

Commissioning of the ATLAS Transition Radiation Tracker (TRT)

Commissioning of the ATLAS Transition Radiation Tracker (TRT) Commissioning of the ATLAS Transition Radiation Tracker (TRT) 11 th Topical Seminar on Innovative Particle and Radiation Detector (IPRD08) 3 October 2008 bocci@fnal.gov On behalf of the ATLAS TRT community

More information

64CH SEGMENT DRIVER FOR DOT MATRIX LCD

64CH SEGMENT DRIVER FOR DOT MATRIX LCD 64CH SEGMENT DRIVER FOR DOT MATRIX LCD INTRODUCTION The (TQFP type: S6B2108) is a LCD driver LSI with 64 channel output for dot matrix liquid crystal graphic display systems. This device consists of the

More information

Flip-Flops and Related Devices. Wen-Hung Liao, Ph.D. 4/11/2001

Flip-Flops and Related Devices. Wen-Hung Liao, Ph.D. 4/11/2001 Flip-Flops and Related Devices Wen-Hung Liao, Ph.D. 4/11/2001 Objectives Recognize the various IEEE/ANSI flip-flop symbols. Use state transition diagrams to describe counter operation. Use flip-flops in

More information

DT9837 Series. High Performance, USB Powered Modules for Sound & Vibration Analysis. Key Features:

DT9837 Series. High Performance, USB Powered Modules for Sound & Vibration Analysis. Key Features: DT9837 Series High Performance, Powered Modules for Sound & Vibration Analysis The DT9837 Series high accuracy dynamic signal acquisition modules are ideal for portable noise, vibration, and acoustic measurements.

More information

Chapter 6: Real-Time Image Formation

Chapter 6: Real-Time Image Formation Chapter 6: Real-Time Image Formation digital transmit beamformer DAC high voltage amplifier keyboard system control beamformer control T/R switch array body display B, M, Doppler image processing digital

More information

Combinational vs Sequential

Combinational vs Sequential Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs Changing inputs changes outputs No regard for previous inputs

More information