WBS Calorimeter Trigger. Wesley Smith, U. Wisconsin CMS Trigger Project Manager. DOE/NSF Review April 12, 2000
|
|
- Prosper Singleton
- 5 years ago
- Views:
Transcription
1 WBS Calorimeter Trigger Wesley Smith, U. Wisconsin CMS Trigger Project Manager DOE/NSF Review April 12,
2 Calorimeter Electronics Interface Calorimeter Trigger Overview 4K 1.2 Gbaud serial links w/ 2 x (8 bits E/H/FCAL Energy + fine grain structure bit) + 5 bits error detection code per 25 ns crossing US CMS HCAL: FNAL/ Maryland CMS ECAL: Lisbon/ Palaiseau Copper 40 MHz Parallel 4 Highest E t isolated & non-isol. e/γ 4 Highest jets E x, E y from each crate U. Wisconsin Calorimeter Regional Trigger 72 φ x 60 η H/ECAL Towers (.087φ x.087η for η < 2.2 & η, η > 2.2) FCAL:2x(12 φ x 12 η) US CMS Trigger: Receiver Electron Isolation Jet/Summary US CMS HCAL: U. Nebraska Luminosity Monitor E t sums Cal. Global Trigger Sorting, E t Miss, ΣE t UK CMS: Bristol CMS: Vienna Global Trigger Processor Muon Global Trigger Iso Mu MinIon Tag MinIon Tag for each 4φ x 4η region 2
3 Receiver Card (WBS ) Electron Identification Card (WBS ) Jet Summary Card (WBS ) DAQ Proc. (WBS ) 19 X VME R O C Monitor (WBS ) Clock/Control (WBS ) C E M Regional Calorimeter Crate (WBS 3.1.2) L T T C EI EI EI EI JS EI EI EI Prototypes (WBS ) Preprod. ASICs (WBS ) Test Facilities (WBS ) Power Supplies (WBS ) Crate (WBS ) Backplane (WBS ) Data from calorimeter FE on Cu 1.2 Gbaud (ptyp. tstd.) Into 133 rear-mounted Receiver Cards (ptyp. tstd. w/ ASICs) 160 MHz point to point backplane (ptyp. tstd.) 19 Clock&Control (ptyp. tstd.), 133 Electron ID (ptyp. tstd.) 19 Jet/Summary, Receiver Cards 160 MHz 3
4 Calorimeter Trigger Geometry m m η= η= η= η= η= η= η= η= η= η= η= η= η= η= η= η= η= η= m HB/1 EB/1 Tracker EE/1 HE/ η= η= η= η= η= η= η= η= η= η= η= Scale (meters) m m m m 4
5 φ 3.0 η π 2π φ.35 Cal. Trigger Tower Mapping η crates for barrel & endcap calorimeters + 1 for v. forward. Each crate processes a 0.7 φ x 3.0 η region. Each Receiver/Elec. ID card pair typically covers a.35 φ x 0.7 η region (modifed in high-η endcap region) Calorimeter Regional Trigger Crate Receiver Cards (x7/crate) 5
6 Receiver Card VME Control DC/DC 3.3V AMP Stripline power High Density Connector Cable Equalization (2 circuits on front & back) Under-board connectors design by J. Lackey 9U x 400 mm DC-to-DC Converter Mezzanine Card Vitesse Interconnect Chip V 7214 V 7214 V 7214 V 7214 V 7214 V 7214 V 7214 V 7214 Rear: 32 Channels = 4 Ch. x 8 mezzanine cards 1.2 GBaud copper rcvrs 18 bit (2x9) data + 5 bit error Vitesse Chip: Converts Serial to Parallel Input Cable Connectors signals Front: Phase Phase Phase Phase Phase Phase Phase Phase Inter Crate Cables & Staging M E M O R Y S U P P O R T LUTs Bndry Scan & Self Test Adder Adder Adder VME Interface Data from 120 MHz TTL Phase ASIC: 160MHz Error bit for each 4x4, Test Vectors Memory 160 MHz Adder ASIC: MHz in 25 ns. Differential Output@160 MHz C L O C K D I S T R I B U T I O N Staging & Backplane Drivers 6
7 Electron ID & Jet/Summary Cards Boundary Scan Controller VME Interface Elect ID Boundary Scan Controller VME Interface Electron Isolation Electron Isolation ISO ISO Differential Receivers & Staging C L O C K Differential Receivers & Staging Processes 4x8 160 MHz Electron isolation on ASIC Lookup tables for ranking Takes Max in each 4x4 D I S T R Jet/ Sum To Trigger Processor Adder Adder Clock Dist. SORT SORT To Muon Trigger LUT (E x & E y ) Summarizes full crate: Sorts 32 e's,4x4 E t Æ top 4 e's, jets LUTs: E x & E y from E t for 4x4 area Adder tree for E t, E x and E y sums Quiet/MinI bits for each 4x4 region M E M O R Y S U P P SORT SORT SORT SORT SORT SORT 7
8 8 x 13-bit 160 MHz Adder ASIC Vitesse 0.6µ H-GaAs Process: ECL I/O 13 bits per operand x 8 operands Thirteen bit output Latency: MHz Full Boundary Scan ~11,000 cells 4 Watts Tested > 200 MHz Operated on RC In Production 8
9 Cal. Trigger Dataflow Test Prototype Crate with 160 MHz Backplane Proto. Receiver Card (rear) Proto. Clock Card (front) Proto. Electron ID Card (front) Full 160 MHz dataflow verified REAR FRONT 9
10 Prototype Receiver Card 160 MHz Prototype Receiver Card tests: VME Interface checked Adder ASIC's checked Timing checked Intercrate sharing checked 10
11 Electron ID Card Prototype Card tested: VME Interface working Dataflow from Receiver Card through custom backplane works Timing checked Logic verified 11
12 ASIC Development - Receiver Prototype Phase ASIC (Receiver Card) Input: 120 MHz TTL data from Gbit Link Mezzanine Card Output: 160 MHz ECL data & error detection Status: Layout & simulation finished, test vectors developed Vitesse design reviews passed, ready for manufacture Prototype Boundary Scan ASIC (Receiver Card) Boundary scan of Receiver Card Input Backplane drivers -- compact circuitry Status: Layout & simulation finished, test vectors developed Vitesse design reviews passed, ready for manufacture Will test with new Receiver Card prototype 12
13 ASIC Development - EID & JS Electron ID ASIC (Electron ID Card) Implements Electron Isolation algorithm Described in talk of S. Dasu Status: planned for completion by end of summer Design & Schematics Finished Layout & simulation next Sort ASIC (EID & Jet/Summary Card) Integrated backplane receivers & sorting Passes 4 highest rank of 32 inputs Sorts input before passing unto card Status: planned for completion by end of summer Design & Schematics Finished Layout & simulation next Will test with new Electron ID Card prototype 13
14 Calorimeter Trigger Links 5.5K 0.8 GHz optical links w/ 2 x (2 bits range, 5 bits mantissa H/FCAL Egy) per 25 ns xing HCAL Front End Electronics DETECTOR ECAL Front End Electronics 76K 0.8 GHz optical links w/2 bits range, 12 bits mantissa of ECAL Egy per 25 ns xing COUNTING ROOM 4K 1.2 Gbaud Cu serial links w/ 2 x (8 bits E/H/FCAL Egy + fine grain structure bit) + 5 bits error detection code per 25 ns crossing HCAL Electronics Interface ECAL Electronics Interface 72 φ x 60 η H/ECAL Towers (.087φ x.087η for η < 2.2 & η, η > 2.2) FCAL:2x(12 φ x 12 η) Cu 80 MHz Parallel 4 Highest E t isol. & non-isol. e/γ 4 Highest std. & τ jets E x, E y from each crate Calorimeter Regional Trigger Receiver Electron Isolation Jet/Summary to Global Cal. Trig. to Global Mu. Trig. MinIon Tag for each 4φ x 4η region (40 Mhz Parallel Cu) 14
15 Copper Cable Gbit Serial Data Tests Receiver Mezzanine Card Compare Data - Record errors VME Control Equivalization Circuitry for 3/4 channels Receiver (top view) Transmitter Mezzanine Card Memory Transmitter (top view) 120 MHz output to Receiver Card Receiver (bottom view) 120 MHz input Serial Link Test Card includes VME, memories & comparison circuitry to fully test serial 120 MHz TTL from Mezzanine Cards. (U. Wisconsin) Transmitter (bottom view) Mezzanine Transmit & Receive Cards convert 4 x 1Gb/s links to 120 MHz TTL w/ Vitesse 7214 & cable equalization 15
16 GBit Data Transmission Tests over 20 m copper cable PRELIMINARY! Vitesse x Gigabit Interconnect chip twisted pair cables (Belden 9182 (150 ohm, 22AWG, foamed dielectric,twinax) grouped by fours & terminated with 8-pin DIN style connectors $318 per 500 foot spool ($2.10 per meter). 16
17 Trigger Link Bit Error Detection Link error code simulation: Between ECAL & HCAL Upper Level Readout & Cal. Regional Trigger 2x(8 bits E T + 1 bit finegrain) + 5 bits error detection code* + 1 bit "Gap Flag" = 24 bits/25 ns Full 5-bit Hamming Code* finds all 1 & 2-bit errors (most common) Also finds more than 96% of any other error type Procedure upon error is to zero and log the error for readout by DAQ Full implementation in Phase ASIC Passed Vitesse Design Review. Bits with errors Number of Patterns Percent of Errors not found
18 Plans for Next Year ASIC Development Boundary Scan & Phase ASIC Test prototype run from Vitesse Sort & Electron ID ASIC Finish layout & simulation Vitesse to manufacture, then test Next generation prototypes Backplane Designed for final algorithms Receiver Card Used for testing Phase & Boundary Scan ASICs Will be fit with Gbit link mezzanine cards Electron Isolation Card Used for testing Sort & Electron ID ASICs Serial Link Tests Select final cable Integrate new generation Vitesse link chip (7216) provide test boards for integration with HCAL, ECAL 18
19 Cal Trigger Schedule & Milestones Advance ASIC production on order to put all under contract with committed delivery schedule -- reduces vendor/process risk Delay Jet/Summary Proto. Board since not essential for design validation. Move J/S component tests to Electron ID Card Oct Apr Oct Apr Oct Apr Oct Apr Oct Apr Oct Apr Oct Apr Oct Apr Oct Apr Oct Apr Start Prototype Boards 10/1/97 Begin ASIC Development 10/1/97 Internal Design Review 1 11/12/98 Prototype Design Finished 9/9/99 Internal Design Review 2 11/4/99 Begin ASIC Preproduction 9/30/99 Proto. Boards & Tests Finished 4/6/01 Review tests of Regional Trigger 4/6/01 Review of Integration of calorimeter trigger 5/25/01 Begin Backplane & Crate Production 8/31/01 ASIC Development Complete 9/25/01 Finish ASIC Preproduction 1/30/02 Begin Trigger Board Production 11/27/01 Begin ASIC Production 2/28/02 Crate & Backplane Complete 9/18/02 Begin Production Board Tests 9/18/02 Designs Finished 6/26/02 Finish ASIC Production 10/31/03 Finish Trigger Board Production 2/10/ Finish Production Board Tests 3/9/0 19
20 Cal Trigger Personnel Physicists (at Wisconsin): Faculty: W. Smith & new hire Scientists: S. Dasu & P. Chumney (new) Engineers (experienced team at Wisconsin): J. Lackey -- Lead Engineer & Designer Also Lead Engineer for Zeus Calorimeter Trigger M. Jaworski -- Board Layout & Design support Worked on Zeus Calorimeter Trigger H. Zhang -- ASIC Layout/Simulation (new) Worked on Zeus Calorimeter Trigger D. Wahl -- Copper Link Test/Development (new) PSL Engineer, assisted by lead PSL electronics engineer, P. Robl, who worked on Zeus Trigger 20
21 Issues Committee Concerns: Increase Physicists & Engineering Personnel Done (see previous slide) Apply engineering resources to recover schedule Done: application to ASIC development & Gbit Link Issue at time of last review: Watch ASIC availability issues, as early procurement may become necessary. Entire ASIC production under contract with Vitesse Schedule rearranged to procure all of each ASIC immediately after successful test. Detailed series of reviews set up with Vitesse to provide strict QA/QC & testability Vitesse to deliver fully tested packaged ASICs 21
22 Conclusions Successful Prototyping Program Crate, Backplane & Clock Card Receiver Card Electron Isolation Card Serial Link Test & Mezzanine Cards Adder ASIC -- now in production Plans for next year Completion of all first prototype & some second. Link prototypes used for integration w/ecal,hcal Cost & Schedule experience: ASIC vendor/schedule accelerated Personnel augmented No use of contingency, on schedule 22
WBS Trigger. Wesley Smith, U. Wisconsin CMS Trigger Project Manager. DOE/NSF Review April 11, 2000
WBS 3.1 - Trigger Wesley Smith, U. Wisconsin CMS Trigger Project Manager DOE/NSF Review April 11, 2000 US CMS DOE/NSF Review, April 11-13, 2000 1 Outline Overview of Calorimeter Trigger Calorimeter Trigger
More informationWBS Trigger. Wesley Smith, U. Wisconsin CMS Trigger Project Manager. DOE/NSF Review February 17, 1999
WBS 3.1 - Trigger Wesley Smith, U. Wisconsin MS Trigger Project Manager DOE/NSF Review February 17, 1999 1 Outline Overview of alorimeter and Muon Triggers ost Drivers Organization Status and Technical
More informationTrigger Cost & Schedule
Trigger Cost & Schedule Wesley Smith, U. Wisconsin CMS Trigger Project Manager DOE/NSF Review May 9, 2001 1 Baseline L4 Trigger Costs From April '00 Review -- 5.69 M 3.96 M 1.73 M 2 Calorimeter Trig. Costs
More informationTrigger Report. Wesley H. Smith CMS Trigger Project Manager Report to Steering Committee February 23, 2004
Trigger Report Wesley H. Smith CMS Trigger Project Manager Report to Steering Committee February 23, 2004 Outline: Calorimeter Triggers Muon Triggers Global Triggers The pdf file of this talk is available
More informationUS CMS Endcap Muon. Regional CSC Trigger System WBS 3.1.1
WBS Dictionary/Basis of Estimate Documentation US CMS Endcap Muon Regional CSC Trigger System WBS 3.1.1-1- 1. INTRODUCTION 1.1 The CMS Muon Trigger System The CMS trigger and data acquisition system is
More informationDesign of the Level-1 Global Calorimeter Trigger
Design of the Level-1 Global Calorimeter Trigger For I reckon that the sufferings of this present time are not worthy to be compared with the glory which shall be revealed to us The epistle of Paul the
More informationCMS Conference Report
Available on CMS information server CMS CR 1997/017 CMS Conference Report 22 October 1997 Updated in 30 March 1998 Trigger synchronisation circuits in CMS J. Varela * 1, L. Berger 2, R. Nóbrega 3, A. Pierce
More informationLocal Trigger Electronics for the CMS Drift Tubes Muon Detector
Amsterdam, 1 October 2003 Local Trigger Electronics for the CMS Drift Tubes Muon Detector Presented by R.Travaglini INFN-Bologna Italy CMS Drift Tubes Muon Detector CMS Barrel: 5 wheels Wheel : Azimuthal
More informationTests of the boards generating the CMS ECAL Trigger Primitives: from the On-Detector electronics to the Off-Detector electronics system
Tests of the boards generating the CMS ECAL Trigger Primitives: from the On-Detector electronics to the Off-Detector electronics system P. Paganini, M. Bercher, P. Busson, M. Cerutti, C. Collard, A. Debraine,
More informationGlobal Trigger Trigger meeting 27.Sept 00 A.Taurok
Global Trigger Trigger meeting 27.Sept 00 A.Taurok Global Trigger Crate GT crate VME 9U Backplane 4 MUONS parallel CLOCK, BC_Reset... READOUT _links PSB 12 PSB 12 24 4 6 GT MU 6 GT MU PSB 12 PSB 12 PSB
More informationStatus of the CSC Track-Finder
Status of the CSC Track-Finder D. Acosta, S.M. Wang University of Florida A.Atamanchook, V.Golovstov, B.Razmyslovich PNPI CSC Muon Trigger Scheme Strip FE cards Strip LCT card CSC Track-Finder LCT Motherboard
More informationA pixel chip for tracking in ALICE and particle identification in LHCb
A pixel chip for tracking in ALICE and particle identification in LHCb K.Wyllie 1), M.Burns 1), M.Campbell 1), E.Cantatore 1), V.Cencelli 2) R.Dinapoli 3), F.Formenti 1), T.Grassi 1), E.Heijne 1), P.Jarron
More informationCLT-353R & CLT-353L CAMERA LINK TRANSLATOR. User s Manual. Document # , Rev 0.1, 4/19/2013 preliminary
CLT-353R & CLT-353L CAMERA LINK TRANSLATOR User s Manual Document # 201201, Rev 0.1, 4/19/2013 preliminary Vivid Engineering 159 Memorial Drive, Suite F Shrewsbury, MA 01545 Phone 508.842.0165 Fax 508.842.8930
More informationCLR-101C CAMERA LINK REPEATER. User s Manual. Document # , Rev 1.0, 2/24/2013
LINK REPEATER User s Manual Document # 200624, Rev 1.0, 2/24/2013 Vivid Engineering 159 Memorial Drive, Suite F Shrewsbury, MA 01545 Phone 508.842.0165 Fax 508.842.8930 www.vividengineering.com info@vividengineering.com
More informationLarge Area, High Speed Photo-detectors Readout
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun Tang +, Gary Varner ++, and Henry Frisch + + University
More informationDescription of the Synchronization and Link Board
Available on CMS information server CMS IN 2005/007 March 8, 2005 Description of the Synchronization and Link Board ECAL and HCAL Interface to the Regional Calorimeter Trigger Version 3.0 (SLB-S) PMC short
More informationVLSI Chip Design Project TSEK06
VLSI Chip Design Project TSEK06 Project Description and Requirement Specification Version 1.1 Project: High Speed Serial Link Transceiver Project number: 4 Project Group: Name Project members Telephone
More informationRX40_V1_0 Measurement Report F.Faccio
RX40_V1_0 Measurement Report F.Faccio This document follows the previous report An 80Mbit/s Optical Receiver for the CMS digital optical link, dating back to January 2000 and concerning the first prototype
More informationGREAT 32 channel peak sensing ADC module: User Manual
GREAT 32 channel peak sensing ADC module: User Manual Specification: 32 independent timestamped peak sensing, ADC channels. Input range 0 to +8V. Sliding scale correction. Peaking time greater than 1uS.
More informationPIXEL2000, June 5-8, FRANCO MEDDI CERN-ALICE / University of Rome & INFN, Italy. For the ALICE Collaboration
PIXEL2000, June 5-8, 2000 FRANCO MEDDI CERN-ALICE / University of Rome & INFN, Italy For the ALICE Collaboration CONTENTS: Introduction: Physics Requirements Design Considerations Present development status
More informationThe ATLAS Tile Calorimeter, its performance with pp collisions and its upgrades for high luminosity LHC
The ATLAS Tile Calorimeter, its performance with pp collisions and its upgrades for high luminosity LHC Tomas Davidek (Charles University), on behalf of the ATLAS Collaboration Tile Calorimeter Sampling
More informationBABAR IFR TDC Board (ITB): system design
BABAR IFR TDC Board (ITB): system design Version 1.1 12 december 1997 G. Crosetti, S. Minutoli, E. Robutti I.N.F.N. Genova 1. Introduction TDC readout of the IFR will be used during BABAR data taking to
More informationCLV-401A CAMERA LINK VIDEO SPLITTER. User s Manual. Document # , Rev 1.1, 4/2/2018
CLV-401A CAMERA LINK VIDEO SPLITTER User s Manual Document # 201058, Rev 1.1, 4/2/2018 Vivid Engineering 415 Boston Turnpike, Suite 305 Shrewsbury, MA 01545 Phone 508.842.0165 Fax 508.842.8930 www.vividengineering.com
More informationTest Beam Wrap-Up. Darin Acosta
Test Beam Wrap-Up Darin Acosta Agenda Darin/UF: General recap of runs taken, tests performed, Track-Finder issues Martin/UCLA: Summary of RAT and RPC tests, and experience with TMB2004 Stan(or Jason or
More informationALICE Muon Trigger upgrade
ALICE Muon Trigger upgrade Context RPC Detector Status Front-End Electronics Upgrade Readout Electronics Upgrade Conclusions and Perspectives Dr Pascal Dupieux, LPC Clermont, QGPF 2013 1 Context The Muon
More informationScintillation Tile Hodoscope for the PANDA Barrel Time-Of-Flight Detector
Scintillation Tile Hodoscope for the PANDA Barrel Time-Of-Flight Detector William Nalti, Ken Suzuki, Stefan-Meyer-Institut, ÖAW on behalf of the PANDA/Barrel-TOF(SciTil) group 12.06.2018, ICASiPM2018 1
More informationPaul Rubinov Fermilab Front End Electronics. May 2006 Perugia, Italy
Minerva Electronics and the Trip-T Paul Rubinov Fermilab Front End Electronics May 2006 Perugia, Italy 1 Outline Minerva Electronics and the TriP-t Minerva TriP-t The concept for Minerva Overview and status
More informationLHCb and its electronics. J. Christiansen On behalf of the LHCb collaboration
LHCb and its electronics J. Christiansen On behalf of the LHCb collaboration Physics background CP violation necessary to explain matter dominance B hadron decays good candidate to study CP violation B
More informationThe CALICE test beam programme
Journal of Physics: Conference Series The CALICE test beam programme To cite this article: F Salvatore 2009 J. Phys.: Conf. Ser. 160 012064 View the article online for updates and enhancements. Related
More informationADF-2 Production Readiness Review
ADF-2 Production Readiness Review Presented by D. Edmunds 11-FEB-2005 The ADF-2 circuit board is part of the new Run IIB Level 1 Calorimeter Trigger. The purpose of this note is to provide the ADF-2 Production
More informationSuperB- DCH. Servizio Ele<ronico Laboratori FrascaA
1 Outline 2 DCH FEE Constraints/Estimate & Main Blocks front- end main blocks Constraints & EsAmate Trigger rate (150 khz) Trigger/DAQ data format I/O BW Trigger Latency Minimum trigger spacing. Chamber
More informationDevelopment of beam-collision feedback systems for future lepton colliders. John Adams Institute for Accelerator Science, Oxford University
Development of beam-collision feedback systems for future lepton colliders P.N. Burrows 1 John Adams Institute for Accelerator Science, Oxford University Denys Wilkinson Building, Keble Rd, Oxford, OX1
More informationGLAST Large Area Telescope:
Gamma-ray Large Area Space Telescope GLAST Large Area Telescope: Electronics, Data Acquisition & Flight Software W.B.S 4.1.7 September Status 09-01-04 Gunther Haller haller@slac.stanford.edu (650) 926-4257
More informationLaboratory 4. Figure 1: Serdes Transceiver
Laboratory 4 The purpose of this laboratory exercise is to design a digital Serdes In the first part of the lab, you will design all the required subblocks for the digital Serdes and simulate them In part
More informationShort summary of ATLAS Japan Group for LHC/ATLAS upgrade review Liquid Argon Calorimeter
Preprint typeset in JINST style - HYPER VERSION Short summary of ATLAS Japan Group for LHC/ATLAS upgrade review Liquid Argon Calorimeter ATLAS Japan Group E-mail: Yuji.Enari@cern.ch ABSTRACT: Short summary
More informationElectronics procurements
Electronics procurements 24 October 2014 Geoff Hall Procurements from CERN There are a wide range of electronics items procured by CERN but we are familiar with only some of them Probably two main categories:
More informationThe CMS Detector Status and Prospects
The CMS Detector Status and Prospects Jeremiah Mans On behalf of the CMS Collaboration APS April Meeting --- A Compact Muon Soloniod Philosophy: At the core of the CMS detector sits a large superconducting
More informationThe Pixel Trigger System for the ALICE experiment
CERN, European Organization for Nuclear Research E-mail: gianluca.aglieri.rinella@cern.ch The ALICE Silicon Pixel Detector (SPD) data stream includes 1200 digital signals (Fast-OR) promptly asserted on
More information12 Cathode Strip Chamber Track-Finder
CMS Trigger TDR DRAFT 12 Cathode Strip Chamber Track-Finder 12 Cathode Strip Chamber Track-Finder 12.1 Requirements 12.1.1 Physics Requirements The L1 trigger electronics of the CMS muon system must measure
More informationThe Read-Out system of the ALICE pixel detector
The Read-Out system of the ALICE pixel detector Kluge, A. for the ALICE SPD collaboration CERN, CH-1211 Geneva 23, Switzerland Abstract The on-detector electronics of the ALICE silicon pixel detector (nearly
More informationUser s Manual. Document # , Rev 1.2, 6/12/2006
CAMERA LINK TM VIDEO SPLITTER User s Manual Document # 200205, Rev 1.2, 6/12/2006 Vivid Engineering 418 Boston Turnpike #104 Shrewsbury, MA 01545 Phone 508.842.0165 Fax 508.842.8930 www.vividengineering.com
More informationECAL LED system update. A. Celentano
ECAL LED system update A. Celentano 1 ECAL LMS overview (x 4) Design: individual bi-color LEDs mounted in front of each PbWO4 crystal. Main controllers (2 x) Driver Boards (8 x) Connection boards (4 x)
More informationUpdate on DAQ for 12 GeV Hall C
Update on DAQ for 12 GeV Hall C Brad Sawatzky Hall C Winter User Group Meeting Jan 20, 2017 SHMS/HMS Trigger/Electronics H. Fenker 2 SHMS / HMS Triggers SCIN = 3/4 hodoscope planes CER = Cerenkov(s) STOF
More informationKEK. Belle2Link. Belle2Link 1. S. Nishida. S. Nishida (KEK) Nov.. 26, Aerogel RICH Readout
S. Nishida KEK Nov 26, 2010 1 Introduction (Front end electronics) ASIC (SA) Readout (Digital Part) HAPD (144ch) Preamp Shaper Comparator L1 buffer DAQ group Total ~ 500 HAPDs. ASIC: 36ch per chip (i.e.
More informationLevel 1 Calorimeter Trigger:
ATL DA ES 0038 30 November 2006 EDMS document number 489129 Version Draft 0.6 Level 1 Calorimeter Trigger: DAQ and CMM cabling L1Calo Group 1 1 Introduction The purpose of this note is to complete the
More informationLHC Physics GRS PY 898 B8. Trigger Menus, Detector Commissioning
LHC Physics GRS PY 898 B8 Lecture #5 Tulika Bose Trigger Menus, Detector Commissioning Trigger Menus Need to address the following questions: What to save permanently on mass storage? Which trigger streams
More informationAn FPGA based Topological Processor Prototype for the ATLAS Level-1 Trigger Upgrade
Preprint typeset in JINST style - HYPER VERSION An FPGA based Topological Processor Prototype for the ATLAS Level-1 Trigger Upgrade Bruno Bauss, Volker Büscher, Reinhold Degele, Weina Ji, Sebastian Moritz,
More informationAN R&D PROGRAMME FOR ALTERNATIVE TECHNOLOGIES FOR THE ATLAS LEVEL 1 CALORIMETER TRIGGER
RD27 note 36 ATLAS DAQ-NO-32 16 January 1995 AN R&D PROGRAMME FOR ALTERNATIVE TECHNOLOGIES FOR THE ATLAS LEVEL 1 CALORIMETER TRIGGER G. Appelquist, C. Bohm, M. Engström, S. Hellman, S-O. Holmgren, E. Johansson,
More informationDick Loveless. 20 November 2008 SLHC Workshop. Dick Loveless SLHC Workshop 20 Nov
ME4/2 Integration Dick Loveless 20 November 2008 SLHC Workshop Dick Loveless SLHC Workshop 20 Nov 2008 1 CMS Endcap Dick Loveless SLHC Workshop 20 Nov 2008 2 ME4/2 Upgrade Dick Loveless SLHC Workshop 20
More informationEBU INTERFACES FOR 625 LINE DIGITAL VIDEO SIGNALS AT THE 4:2:2 LEVEL OF CCIR RECOMMENDATION 601 CONTENTS
EBU INTERFACES FOR 625 LINE DIGITAL VIDEO SIGNALS AT THE 4:2:2 LEVEL OF CCIR RECOMMENDATION 601 Tech. 3267 E Second edition January 1992 CONTENTS Introduction.......................................................
More informationIPRD06 October 2nd, G. Cerminara on behalf of the CMS collaboration University and INFN Torino
IPRD06 October 2nd, 2006 The Drift Tube System of the CMS Experiment on behalf of the CMS collaboration University and INFN Torino Overview The CMS muon spectrometer and the Drift Tube (DT) system the
More informationSPS BPM system renovation. Roadmap & Milestones
SPS BPM system renovation Roadmap & Milestones Synopsis Introduction and Overview: Andrea Infrastructures Fibres: Simao Cables: Joel Electronics Analogue Front-End: Manfred Digital Front-End: Manoel Back-End:
More informationJean-Claude Brient Laboratoire Leprince-Ringuet
Jean-Claude Brient Laboratoire Leprince-Ringuet Collaboration between IN2P3 laboratories (LLR LAL LPSC LPNHE Omega) & Japan institutes (University of Kyushu, KEK ) More specific thanks to M.Anduze, V.Boudry,
More informationOptical Link Evaluation Board for the CSC Muon Trigger at CMS
Optical Link Evaluation Board for the CSC Muon Trigger at CMS 04/04/2001 User s Manual Rice University, Houston, TX 77005 USA Abstract The main goal of the design was to evaluate a data link based on Texas
More informationModel 5240 Digital to Analog Key Converter Data Pack
Model 5240 Digital to Analog Key Converter Data Pack E NSEMBLE D E S I G N S Revision 2.1 SW v2.0 This data pack provides detailed installation, configuration and operation information for the 5240 Digital
More informationSMPTE STANDARD Gb/s Signal/Data Serial Interface. Proposed SMPTE Standard for Television SMPTE 424M Date: < > TP Rev 0
Proposed SMPTE Standard for Television Date: TP Rev 0 SMPTE 424M-2005 SMPTE Technology Committee N 26 on File Management and Networking Technology SMPTE STANDARD- --- 3 Gb/s Signal/Data Serial
More informationDigital Circuits I and II Nov. 17, 1999
Physics 623 Digital Circuits I and II Nov. 17, 1999 Digital Circuits I 1 Purpose To introduce the basic principles of digital circuitry. To understand the small signal response of various gates and circuits
More informationBABAR IFR TDC Board (ITB): requirements and system description
BABAR IFR TDC Board (ITB): requirements and system description Version 1.1 November 1997 G. Crosetti, S. Minutoli, E. Robutti I.N.F.N. Genova 1. Timing measurement with the IFR Accurate track reconstruction
More informationAn extreme high resolution Timing Counter for the MEG Upgrade
An extreme high resolution Timing Counter for the MEG Upgrade M. De Gerone INFN Genova on behalf of the MEG collaboration 13th Topical Seminar on Innovative Particle and Radiation Detectors Siena, Oct.
More informationUpdate on DAQ for 12 GeV Hall C. Brad Sawatzky
Update on DAQ for 12 GeV Hall C Brad Sawatzky SHMS/HMS Trigger/Electronics H. Fenker 2 SHMS / HMS Triggers SCIN = 3/4 hodoscope planes CER = Cerenkov(s) STOF = S1 + S2 EL-Hi = SCIN + PSh_Hi EL-Lo = 2/3{SCIN,
More informationInstallation of a DAQ System in Hall C
Installation of a DAQ System in Hall C Cuore Collaboration Meeting Como, February 21 st - 23 rd 2007 S. Di Domizio A. Giachero M. Pallavicini S. Di Domizio Summary slide CUORE-like DAQ system installed
More informationExceeding the Limits of Binary Data Transmission on Printed Circuit Boards by Multilevel Signaling
Exceeding the Limits of Binary Data Transmission on Printed Circuit Boards by Multilevel Signaling Markus Grözing, Manfred Berroth INT, in cooperation with Michael May Agilent Technologies, Böblingen Prof.
More informationAdvanced Training Course on FPGA Design and VHDL for Hardware Simulation and Synthesis. 26 October - 20 November, 2009
2065-28 Advanced Training Course on FPGA Design and VHDL for Hardware Simulation and Synthesis 26 October - 20 November, 2009 Starting to make an FPGA Project Alexander Kluge PH ESE FE Division CERN 385,
More informationUpgrades of the Tracker and Trigger of the CMS experiment at the CERN LHC
University of Bristol Brunel University Imperial College London Rutherford Appleton Laboratory Upgrades of the Tracker and Trigger of the CMS experiment at the CERN LHC 1 Executive Summary... 2 2. Project
More informationFront End Electronics
CLAS12 Ring Imaging Cherenkov (RICH) Detector Mid-term Review Front End Electronics INFN - Ferrara Matteo Turisini 2015 October 13 th Overview Readout requirements Hardware design Electronics boards Integration
More informationDT Trigger Server: Milestone D324 : Sep99 TSM (ASIC) 1st prototype
DT Trigger Server: Sorting Step 2: Track Sorter Master Milestone D324 : Sep99 TSM (ASIC) 1st prototype work of : M.D., I.Lax, C.Magro, A.Montanari, F.Odorici, G.Torromeo, R.Travaglini, M.Zuffa (INFN\Bologna)
More informationAn Overview of Beam Diagnostic and Control Systems for AREAL Linac
An Overview of Beam Diagnostic and Control Systems for AREAL Linac Presenter G. Amatuni Ultrafast Beams and Applications 04-07 July 2017, CANDLE, Armenia Contents: 1. Current status of existing diagnostic
More informationHow to overcome/avoid High Frequency Effects on Debug Interfaces Trace Port Design Guidelines
How to overcome/avoid High Frequency Effects on Debug Interfaces Trace Port Design Guidelines An On-Chip Debugger/Analyzer (OCD) like isystem s ic5000 (Figure 1) acts as a link to the target hardware by
More informationCSC Muon Trigger. Jay Hauser. Director s Review Fermilab, Apr 30, Outline
CSC Muon Trigger Jay Hauser Director s Review Fermilab, Apr 30, 2002 Outline The CSC muon trigger design Project scope Fall 2000 prototype test Pre-production prototype to be tested Summer 03 Conclusions
More informationCOPYRIGHT 2011 AXON DIGITAL DESIGN BV ALL RIGHTS RESERVED
GFS-HFS-SFS100/110 3Gb/s, HD, SD frame synchronizer with optional audio shuffler A Synapse product COPYRIGHT 2011 AXON DIGITAL DESIGN BV ALL RIGHTS RESERVED NO PART OF THIS DOCUMENT MAY BE REPRODUCED IN
More informationPHOTOTUBE SCANNING SETUP AT THE UNIVERSITY OF MARYLAND. Doug Roberts U of Maryland, College Park
PHOTOTUBE SCANNING SETUP AT THE UNIVERSITY OF MARYLAND Doug Roberts U of Maryland, College Park Overview We have developed a system for measuring and scanning phototubes for the FDIRC Based primarily on
More informationDesign, Realization and Test of a DAQ chain for ALICE ITS Experiment. S. Antinori, D. Falchieri, A. Gabrielli, E. Gandolfi
Design, Realization and Test of a DAQ chain for ALICE ITS Experiment S. Antinori, D. Falchieri, A. Gabrielli, E. Gandolfi Physics Department, Bologna University, Viale Berti Pichat 6/2 40127 Bologna, Italy
More informationli, o p a f th ed lv o v ti, N sca reb g s In tio, F, Z stitu e tests o e O v o d a eters sin u i P r th e d est sezio tefa ectro lity stem l su
Design and prototype tests of the system for the OPERA spectrometers Stefano Dusini INFN sezione di Padova Outline OPERA Detector Inner Tracker Design Mechanical support Gas & HV Production and Quality
More informationLow Level RF for PIP-II. Jonathan Edelen LLRF 2017 Workshop (Barcelona) 16 Oct 2017
Low Level RF for PIP-II Jonathan Edelen LLRF 2017 Workshop (Barcelona) 16 Oct 2017 PIP-II LLRF Team Fermilab Brian Chase, Edward Cullerton, Joshua Einstein, Jeremiah Holzbauer, Dan Klepec, Yuriy Pischalnikov,
More informationUpgrades of the Tracker and Trigger of the CMS experiment at the CERN LHC
University of Bristol Brunel University London Imperial College London Rutherford Appleton Laboratory Upgrades of the Tracker and Trigger of the CMS experiment at the CERN LHC 1 Executive Summary... 2
More informationATCA-based LLRF System for XFEL
ATCA-based LLRF System for XFEL Demonstration at FLASH Waldemar Koprek, DESY for the XFEL LLRF team Outline Introduction to ATCA LLRF System for the European XFEL Demonstration at FLASH Measurements Introduction
More informationGB-ER series. Direct connection to LH70/71 series
GB-ER series Direct connection to LH70/71 series 21/12/2007 Product comparison GB-A series Cable length : 3m, 5m, 10m Waterproof connector CH01 Multi-gap head PM output Up/Down output GB-ER series Cable
More informationpsasic Timing Generator
psasic Timing Generator Fukun Tang psasic Design Review July 1-2 2009 University of Chicago 1 Diagram of 40Gs/s Sampling Chip CLOCK (80MHz) IN(1:32) Timing Generator with 2 DLLs interleaved PD CP LF φ1
More informationTHE UPGRADE PATH FROM LEGACY VME TO VXS DUAL STAR CONNECTIVITY FOR LARGE SCALE DATA ACQUISITION AND TRIGGER SYSTEMS
THE UPGRADE PATH FROM LEGACY VME TO VXS DUAL STAR CONNECTIVITY FOR LARGE SCALE DATA ACQUISITION AND TRIGGER SYSTEMS R. Chris Cuevas Group Leader Fast Electronics Experimental Nuclear Physics Division Page
More informationCommissioning and Performance of the ATLAS Transition Radiation Tracker with High Energy Collisions at LHC
Commissioning and Performance of the ATLAS Transition Radiation Tracker with High Energy Collisions at LHC 1 A L E J A N D R O A L O N S O L U N D U N I V E R S I T Y O N B E H A L F O F T H E A T L A
More informationMOTION CONTROL SYSTEMS, MSC SERIES AUGUST 1998 EFC-240X ENCODER/FIBER OPTIC CONVERTER INSTRUCTION BOOK
MOTION CONTROL SYSTEMS, SERIES AUGUST 1998 EFC-240X ENCODER/FIBER OPTIC CONVERTER INSTRUCTION BOOK INDUSTRIAL INDEXING SYSTEMS, Inc. Revision - 0 Approved By: Proprietary information of Industrial Indexing
More informationLCD MODULE SPECIFICATION
TECHNOLOGY CO., LTD. LCD MODULE SPECIFICATION Model : MI0220IT-1 Revision Engineering Date Our Reference DOCUMENT REVISION HISTORY DOCUMENT REVISION DATE DESCRIPTION FROM TO A 2008.03.10 First Release.
More informationCommissioning and Initial Performance of the Belle II itop PID Subdetector
Commissioning and Initial Performance of the Belle II itop PID Subdetector Gary Varner University of Hawaii TIPP 2017 Beijing Upgrading PID Performance - PID (π/κ) detectors - Inside current calorimeter
More informationNational Park Service Photo. Utah 400 Series 1. Digital Routing Switcher.
National Park Service Photo Utah 400 Series 1 Digital Routing Switcher Utah Scientific has been involved in the design and manufacture of routing switchers for audio and video signals for over thirty years.
More informationChapter 9 MSI Logic Circuits
Chapter 9 MSI Logic Circuits Chapter 9 Objectives Selected areas covered in this chapter: Analyzing/using decoders & encoders in circuits. Advantages and disadvantages of LEDs and LCDs. Observation/analysis
More informationLHCb and its electronics.
LHCb and its electronics. J. Christiansen, CERN On behalf of the LHCb collaboration jorgen.christiansen@cern.ch Abstract The general architecture of the electronics systems in the LHCb experiment is described
More informationTransitHound Cellphone Detector User Manual Version 1.3
TransitHound Cellphone Detector User Manual Version 1.3 RF3 RF2 Table of Contents Introduction...3 PC Requirements...3 Unit Description...3 Electrical Interfaces...4 Interface Cable...5 USB to Serial Interface
More informationThe CLEO-III Trigger: Analog and Digital Calorimetry
The CLEO-III Trigger: Analog and Digital Calorimetry George Gollin University of Illinois at Urbana-Champaign Nuclear Science Symposium and Medical Imaging Conference, Lyon, France, October 15-20, 2000
More informationELECTRICAL PERFORMANCE REPORT
CIRCUITS & DESIGN ELECTRICAL PERFORMANCE REPORT DENSIPAC 4 ROW Date: 06-12-2006 Circuits & Design EMEA Circuits & Design 1/21 06/12/2006 1 INTRODUCTION... 3 2 CONNECTORS, TEST BOARDS AND TEST EQUIPMENT...
More informationOverview: Logic BIST
VLSI Design Verification and Testing Built-In Self-Test (BIST) - 2 Mohammad Tehranipoor Electrical and Computer Engineering University of Connecticut 23 April 2007 1 Overview: Logic BIST Motivation Built-in
More informationL11/12: Reconfigurable Logic Architectures
L11/12: Reconfigurable Logic Architectures Acknowledgements: Materials in this lecture are courtesy of the following people and used with permission. - Randy H. Katz (University of California, Berkeley,
More informationA Quasi-Static Optoelectronic ATM Switch
A Quasi-Static Optoelectronic ATM Switch (NSF Grant 9814856) Polytechnic University Project Objectives and Challenging Issues Objectives: Based on the concept of the path switching, we propose a multiterabit/s
More informationFRONT-END AND READ-OUT ELECTRONICS FOR THE NUMEN FPD
FRONT-END AND READ-OUT ELECTRONICS FOR THE NUMEN FPD D. LO PRESTI D. BONANNO, F. LONGHITANO, D. BONGIOVANNI, S. REITO INFN- SEZIONE DI CATANIA D. Lo Presti, NUMEN2015 LNS, 1-2 December 2015 1 OVERVIEW
More informationHardware Verification after Installation. D0 Run IIB L1Cal Technical Readiness Review. Presented by Dan Edmunds August 2005
Hardware Verification after Installation D0 Run IIB L1Cal Technical Readiness Review Presented by Dan Edmunds 26-27 August 2005 The purpose of this talk is to describe to the committee how various aspects
More informationSince the early 80's, a step towards digital audio has been set by the introduction of the Compact Disc player.
S/PDIF www.ec66.com S/PDIF = Sony/Philips Digital Interface Format (a.k.a SPDIF) An interface for digital audio. Contents History 1 History 2 Characteristics 3 The interface 3.1 Phono 3.2 TOSLINK 3.3 TTL
More informationFront End Electronics
CLAS12 Ring Imaging Cherenkov (RICH) Detector Mid-term Review Front End Electronics INFN - Ferrara Matteo Turisini 2015 October 13 th Overview Readout requirements Hardware design Electronics boards Integration
More informationThe ATLAS Level-1 Central Trigger
he AAS evel-1 entral rigger RSpiwoks a, SAsk b, DBerge a, Daracinha a,c, NEllis a, PFarthouat a, PGallno a, SHaas a, PKlofver a, AKrasznahorkay a,d, AMessina a, Ohm a, Pauly a, MPerantoni e, HPessoa ima
More informationSPECIAL SPECIFICATION :1 Video (De) Mux with Data Channel
1993 Specifications CSJ 0924-06-223 SPECIAL SPECIFICATION 1160 8:1 Video (De) Mux with Data Channel 1. Description. This Item shall govern for furnishing and installing an 8 channel digital multiplexed
More informationL12: Reconfigurable Logic Architectures
L12: Reconfigurable Logic Architectures Acknowledgements: Materials in this lecture are courtesy of the following sources and are used with permission. Frank Honore Prof. Randy Katz (Unified Microelectronics
More informationATLAS Pixel Subsystem and Simulation
ATLAS Pixel Subsystem and Simulation Charles Young On behalf of the SLAC ATLAS Team Annual DOE HEP Program Review (June 2007) 6/13/07 C. Young (Pixels and Simulation in ATLAS) 1 The Pixel Subsystem Basic
More information