EKT 222 MICROPRESSOR SYSTEM. LAB 4 Extra : INTERFACING WITH OTHER I/O DEVICES
|
|
- Frederica Hart
- 6 years ago
- Views:
Transcription
1 EKT 222 MICROPRESSOR SYSTEM LAB 4 Extra : INTERFACING WITH OTHER I/O DEVICES
2 LAB 4 Extra: Interfacing with Other IO devices Objectives: 1) Ability to create advance program instructions 2) Ability to use branching instructions 3) Ability to execute and demonstrate the program instructions 4) Ability to analyze the 8085 register and memory map conditions Equipments : 1. Computer station with Windows OS and MY simulation program Instruction Sets (Assembly Code) Instruction Sets (Machine Code) Introduction The 8085 simulator program MY1 Sim85, has several built-in input output graphical user interfaces (GUIs) developed for the users practice. Although not exactly accurate as in the actual hardware input and output devices, but these graphical interfaces do offer the user some added value demonstration materials in understanding their program further. One can especially observe their simulation program and analyze on any assembly code improvements. Table 1 below lists out the available IO GUIs and its operating procedures: No GUI Device Panel Description 1 8 LEDs (output) & 8 LEDs aligned in one row in one panel. There are two panels available. The horizontal panel and the vertical panel. Each LED requires logic HIGH to illuminate. Direct usage bit to LED representation. 2 8 switches (input) 8 push-pull type switches aligned in one row. When in pushed-up condition (red color), it gives logic LOW and when pulled-down (blue color), it gives logic HIGH. Direct bit to switch representation. 3 8 pushbuttons (input) 8 pushbuttons in one panel. When depressed (red color) gives logic LOW and when pressed (blue color) gives logic HIGH. Direct bit to button representation. 1
3 4 7-segment LED (output) 7-segment LED active high panel. Requires 8-bit data to send and operate the desired segment. Direct pin to LED representation. 5 4x4 Keypad (input) 16 button panel using the 4x4 matrix. Using 5-bit signals, 2 bit column, 2 bit row and one bit acknowledge sent into the processor. The acknowledge signal, DA will assert (logic HIGH) upon valid keypress together with the 4x4 bit matrix data. The data will stay present after the key is released until another key is pressed. DA - Data Acknowledge D3 & D2-2-bit ROW data (00 ~ 11) D1 & D0-2-bit COLUMN data (00 ~ 11) Table 1 : My1 Sim85 IO Panels In this extra lab activity, students will be demonstrated on 1. How to display data onto the 7-segment LED 2. How to use the 4x4 keypad 2
4 LABORATORY TASK Part A : INTERFACING THE 7-SEGMENT LED Given below is a sample program on how to display a BCD counter on a 7-segment LED. Take note of the string of data sent to PORT A. ORG 0000H LXI SP,3FF0H ; stack memory setting PORTA: EQU 80H ; set 80H with a name PORTB: EQU 81H ; PORTC: EQU 82H ; CTRL: EQU 83H ; MVI A,80H ; set the port directions OUT CTRL ; send to control register AGAIN: MVI B,10 ; create an internal counter at B LXI H,TABLE ; set HL with memory pointer COUNT: MOV A,M ; get data from memory pointer OUT PORTA ; send out to 7-segment MVI C,20 ; create a delay value at C DELAY: DCR C ; decrease C JNZ DELAY ; jump to delay if C 0 INX H ; if C = 0 then increase HL DCR B ; decrease B counter JNZ COUNT ; if B 0, continue count up JMP AGAIN ; if B = 0 reset B counter HLT TABLE: B, B, B, B, B B, B, B, B, B As you can see, the Table s 8-bit values were prepared to illuminate the necessary LED segments. 3
5 Part B : INTERFACING THE KEYPAD Given below is a sample program to display the BCD value of a keypad on the 7- segment LED. Values above 9 will cause the 7-segment LED to display E rror. Take note of the string of data sent to PORT A. ORG 0000H LXI SP,4000H PORTA: EQU 80H PORTB: EQU 81H PORTC: EQU 82H CTRL: EQU 83H MVI A, B ; Port A (output), Port B (input) OUT CTRL MVI A,00H ; clear 7-segment OUT PORTA CHECK1: IN PORTB ; check for valid key press ANI 10H JZ CHECK1 CHECK2: IN PORTB ; check for valid key release ANI 10H JNZ CHECK2 LXI H,DATA ; set HL with memory pointer MVI B,0 ; set B register with 00H IN PORTB ; get keypad data MOV C,A ; copy to C register DAD B ; add HL with BC contents & store in HL MOV A,M ; get data from new HL memory pointer OUT PORTA ; display to 7-segment JMP CHECK1 ; jump to check1 HLT DATA: B, B, B, B B, B, B, B B, B, B, B B, B, B, B As you can see, the program will check if a key is pressed (DA=1) before that key is released (DA=0). This process will justify a valid keystroke. 4
6 EXERCISE 1. Create a program that will display the BCD value of a 4-bit switch on a 7- segment LED. Use the BCD data string table from the Laboratory Task as reference. 2. The BCD counter in Laboratory Task Part A counts on every clock pulse supplied by the simulator software. Recreate the program so that the counter will count on every clock pulse pressed by a PUSH BUTTON. 3. Create a program that will blink an LED according to the count of the keypad value. For example if the key 5 is pressed, then the LED will blink 5 times AFTER a PUSH BUTTON is pressed. 4. Create an up-down BCD counter with the following sequence : 0 -> 1 -> 2 -> -> 8 -> 9 -> 8 -> 7 -> -> 2 -> 1 -> 0 5. Create a program that will store 4 digits and then display the digits in sequence on a 7-segment LED. 6. Using 2 push-pull switches, create a program that will fulfill the following operation : a. 00 the 7-segment displays 0 only b. 01 the 7-segment will do a BCD continuous up count c. 10 the 7-segment will do a BCD continuous down count d. 11 the 7-segment will pause counting 5
8 X 8 KEYBOARD INTERFACE (WITHOUT INTERRUPT SIGNAL)
UNIT 4 REFERENCE 1 8 X 8 KEYBOARD INTERFACE (WITHOUT INTERRUPT SIGNAL) Statement: Interface an 8 x 8 matrix keyboard to 8085 through 8279 in 2-key lockout mode and write an assembly language program to
More informationLab #10: Building Output Ports with the 6811
1 Tiffany Q. Liu April 11, 2011 CSC 270 Lab #10 Lab #10: Building Output Ports with the 6811 Introduction The purpose of this lab was to build a 1-bit as well as a 2-bit output port with the 6811 training
More informationEmbedded Systems. Interfacing PIC with external devices 7-Segment display. Eng. Anis Nazer Second Semester
Embedded Systems Interfacing PIC with external devices 7-Segment display Eng. Anis Nazer Second Semester 2016-2017 PIC interfacing The PIC needs to be connected to other devices such as: LEDs Switches
More informationExperiment 3: Basic Embedded System Analysis and Design
University of Jordan Faculty of Engineering and Technology Department of Computer Engineering Embedded Systems Laboratory 0907334 3 Experiment 3: Basic Embedded System Analysis and Design Objectives Empowering
More informationEmbedded Systems. Interfacing PIC with external devices 7-Segment display. Eng. Anis Nazer Second Semester
Embedded Systems Interfacing PIC with external devices 7-Segment display Eng. Anis Nazer Second Semester 2017-2018 PIC interfacing In any embedded system, the microcontroller should be connected to other
More informationEXPERIMENT 2: Elementary Input Output Programming
EXPERIMENT 2: Elementary Input Output Programming Objectives Introduction to the Parallel Input/Output (I/O) Familiarization to Interfacing with digital inputs and outputs such as switches, LEDs and 7-segment.
More informationExperiment 7 Fall 2012
10/30/12 Experiment 7 Fall 2012 Experiment 7 Fall 2012 Count UP/DOWN Timer Using The SPI Subsystem Due: Week 9 lab Sessions (10/23/2012) Design and implement a one second interval (and high speed 0.05
More informationLab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts)
Nate Pihlstrom, npihlstr@uccs.edu Lab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts) Objective The objective of lab assignments 5 through 9 are to systematically design and implement
More informationEECS145M 2000 Midterm #1 Page 1 Derenzo
UNIVERSITY OF CALIFORNIA College of Engineering Electrical Engineering and Computer Sciences Department EECS 145M: Microcomputer Interfacing Laboratory Spring Midterm #1 (Closed book- calculators OK) Wednesday,
More informationLaboratory 11. Required Components: Objectives. Introduction. Digital Displays and Logic (modified from lab text by Alciatore)
Laboratory 11 Digital Displays and Logic (modified from lab text by Alciatore) Required Components: 2x lk resistors 1x 10M resistor 3x 0.1 F capacitor 1x 555 timer 1x 7490 decade counter 1x 7447 BCD to
More informationFixed-Point Calculator
Fixed-Point Calculator Robert Kozubiak, Muris Zecevic, Cameron Renny Electrical and Computer Engineering Department School of Engineering and Computer Science Oakland University, Rochester, MI rjkozubiak@oakland.edu,
More informationVeriLab. An introductory lab for using Verilog in digital design (first draft) VeriLab
VeriLab An introductory lab for using Verilog in digital design (first draft) VeriLab An introductory lab for using Verilog in digital design Verilog is a hardware description language useful for designing
More informationECE 372 Microcontroller Design
E.g. Port A, Port B Used to interface with many devices Switches LEDs LCD Keypads Relays Stepper Motors Interface with digital IO requires us to connect the devices correctly and write code to interface
More informationLecture 14: Computer Peripherals
Lecture 14: Computer Peripherals The last homework and lab for the course will involve using programmable logic to make interesting things happen on a computer monitor should be even more fun than the
More informationPart No. ENC-LAB01 Users Manual Introduction EncoderLAB
PCA Incremental Encoder Laboratory For Testing and Simulating Incremental Encoder signals Part No. ENC-LAB01 Users Manual The Encoder Laboratory combines into the one housing and updates two separate encoder
More informationAPPLICATION NOTE 4312 Getting Started with DeepCover Secure Microcontroller (MAXQ1850) EV KIT and the CrossWorks Compiler for the MAXQ30
Maxim > Design Support > Technical Documents > Application Notes > Microcontrollers > APP 4312 Keywords: MAXQ1850, MAXQ1103, DS5250, DS5002, microcontroller, secure microcontroller, uc, DES, 3DES, RSA,
More informationLogic Devices for Interfacing, The 8085 MPU Lecture 4
Logic Devices for Interfacing, The 8085 MPU Lecture 4 1 Logic Devices for Interfacing Tri-State devices Buffer Bidirectional Buffer Decoder Encoder D Flip Flop :Latch and Clocked 2 Tri-state Logic Outputs
More informationDesign and Implementation of Timer, GPIO, and 7-segment Peripherals
Design and Implementation of Timer, GPIO, and 7-segment Peripherals 1 Module Overview Learn about timers, GPIO and 7-segment display; Design and implement an AHB timer, a GPIO peripheral, and a 7-segment
More informationRadio Clock with DCF77
Radio Clock with DCF77 by Nicolas L. F. September 2011 Abstract Since the 1980s radio clocks have been popular, and in this article Nicolas guides us through the creation of his own radio clock using the
More informationLab # 9 VGA Controller
Lab # 9 VGA Controller Introduction VGA Controller is used to control a monitor (PC monitor) and has a simple protocol as we will see in this lab. Kit parts for this lab 1 A closer look VGA Basics The
More informationDigital Blocks Semiconductor IP
Digital Blocks Semiconductor IP General Description The Digital Blocks core is a full function equivalent to the Motorola MC6845 device. The interfaces a microprocessor to a raster-scan CRT display. The
More informationKRAMER ELECTRONICS LTD. USER MANUAL
KRAMER ELECTRONICS LTD. USER MANUAL MODEL: Projection Curved Screen Blend Guide How to blend projection images on a curved screen using the Warp Generator version K-1.4 Introduction The guide describes
More informationExperiment 8 Fall 2012
10/30/12 Experiment 8 Fall 2012 Experiment 8 Fall 2012 Count UP/DOWN Timer Using The SPI Subsystem and LCD Display NOTE: Late work will be severely penalized - (-7 points per day starting directly at the
More informationFinal Project [Tic-Tac-Toe]
Final Project [Tic-Tac-Toe] (In 2 dimension) ECE 249 Session: 3-6pm TA: Jill Cannon Joseph S Kim Ghazy Mahub Introduction As a final project for ECE 249, we will develop a multi-player tic-tac-toe game
More informationLaboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)
Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6. - Introductory Digital Systems Laboratory (Spring 006) Laboratory - Introduction to Digital Electronics
More informationLaboratory 8. Digital Circuits - Counter and LED Display
Laboratory 8 Digital Circuits - Counter and Display Required Components: 2 1k resistors 1 10M resistor 3 0.1 F capacitor 1 555 timer 1 7490 decade counter 1 7447 BCD to decoder 1 MAN 6910 or LTD-482EC
More informationEE 367 Lab Part 1: Sequential Logic
EE367: Introduction to Microprocessors Section 1.0 EE 367 Lab Part 1: Sequential Logic Contents 1 Preface 1 1.1 Things you need to do before arriving in the Laboratory............... 2 1.2 Summary of material
More informationHDL & High Level Synthesize (EEET 2035) Laboratory II Sequential Circuits with VHDL: DFF, Counter, TFF and Timer
1 P a g e HDL & High Level Synthesize (EEET 2035) Laboratory II Sequential Circuits with VHDL: DFF, Counter, TFF and Timer Objectives: Develop the behavioural style VHDL code for D-Flip Flop using gated,
More informationTable of Contents Introduction
Page 1/9 Waveforms 2015 tutorial 3-Jan-18 Table of Contents Introduction Introduction to DAD/NAD and Waveforms 2015... 2 Digital Functions Static I/O... 2 LEDs... 2 Buttons... 2 Switches... 2 Pattern Generator...
More informationKramer Electronics, Ltd. USER MANUAL. Models: VS-626, 6x6 Video / Audio Matrix Switcher VS-828, 8x8 Video / Audio Matrix Switcher
Kramer Electronics, Ltd. USER MANUAL Models: VS-626, 6x6 Video / Audio Matrix Switcher VS-828, 8x8 Video / Audio Matrix Switcher Contents Contents 1 Introduction 1 2 Getting Started 1 2.1 Quick Start 1
More informationFPGA Laboratory Assignment 4. Due Date: 06/11/2012
FPGA Laboratory Assignment 4 Due Date: 06/11/2012 Aim The purpose of this lab is to help you understanding the fundamentals of designing and testing memory-based processing systems. In this lab, you will
More informationENGR 1000, Introduction to Engineering Design
ENGR 1000, Introduction to Engineering Design Unit 2: Data Acquisition and Control Technology Lesson 2.4: Programming Digital Ports Hardware: 12 VDC power supply Several lengths of wire NI-USB 6008 Device
More informationCSC258: Computer Organization. Combinational Logic
CSC258: Computer Organization Combinational Logic 1 Anonymous: Quizzes and Fairness... A lot of students in earlier sections share the quiz question with students who have the tutorial later in the evening...
More informationECE 270 Lab Verification / Evaluation Form. Experiment 9
ECE 270 Lab Verification / Evaluation Form Experiment 9 Evaluation: IMPORTANT! You must complete this experiment during your scheduled lab period. All work for this experiment must be demonstrated to and
More informationECT 224: Digital Computer Fundamentals Digital Circuit Simulation & Timing Analysis
ECT 224: Digital Computer Fundamentals Digital Circuit Simulation & Timing Analysis 1) Start the Xilinx ISE application, open Start All Programs Xilinx ISE 9.1i Project Navigator or use the shortcut on
More informationKeyboard Controlled Scoreboard
Universities Research Journal 2011, Vol. 4, No. 4 Keyboard Controlled Scoreboard Kyaw Hlaing 1 and Win Swe 2 Abstract The objective of this research work is to design a keyboard controlled scoreboard that
More informationECE 3610 MICROPROCESSING SYSTEMS: A SPEECH RECORDER AND PLAYER. Using the Polling I/O Method
ECE 3610 MICROPROCESSING SYSTEMS: A SPEECH RECORDER AND PLAYER Using the Polling I/O Method 1 PROBLEM SPECIFICATION Design a microprocessing system to record and playback speech. Use a RED and GREEN LED
More informationDesign and Implementation of an AHB VGA Peripheral
Design and Implementation of an AHB VGA Peripheral 1 Module Overview Learn about VGA interface; Design and implement an AHB VGA peripheral; Program the peripheral using assembly; Lab Demonstration. System
More informationProgrammable Logic Design Techniques II
Programmable Logic Design Techniques II. p. 1 Programmable Logic Design Techniques II Almost all digital signal processing requires that information is recorded, possibly manipulated and then stored in
More informationAssignment 3: 68HC11 Beep Lab
ASSIGNMENT 3: 68HC11 Beep Lab Introduction In this assignment, you will: Analyze the timing of a program that makes a beep, calculating the precise frequency of oscillation. Use an oscilloscope in the
More informationEntry Level Tool II. Reference Manual. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408) Version : 1.0.
Entry Level Tool II Reference Manual, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Version : 1.0.3 Date : October 7, 2005 Copyright 2005-2006,, Inc. (SLS) All
More informationThe Calculative Calculator
The Calculative Calculator Interactive Digital Calculator Chandler Connolly, Sarah Elhage, Matthew Shina, Daniyah Alaswad Electrical and Computer Engineering Department School of Engineering and Computer
More informationLecture 2: Digi Logic & Bus
Lecture 2 http://www.du.edu/~etuttle/electron/elect36.htm Flip-Flop (kiikku) Sequential Circuits, Bus Online Ch 20.1-3 [Sta10] Ch 3 [Sta10] Circuits with memory What moves on Bus? Flip-Flop S-R Latch PCI-bus
More informationLaboratory 4. Figure 1: Serdes Transceiver
Laboratory 4 The purpose of this laboratory exercise is to design a digital Serdes In the first part of the lab, you will design all the required subblocks for the digital Serdes and simulate them In part
More informationFinal Exam review: chapter 4 and 5. Supplement 3 and 4
Final Exam review: chapter 4 and 5. Supplement 3 and 4 1. A new type of synchronous flip-flop has the following characteristic table. Find the corresponding excitation table with don t cares used as much
More informationIS1500 (not part of IS1200) Logic Design Lab (LD-Lab)
Introduction IS1500 (not part of IS1200) Logic Design Lab (LD-Lab) 2017-10-26 The purpose of this lab is to give a hands-on experience of using gates and digital building blocks. These build blocks are
More informationQuick Guide Book of Sending and receiving card
Quick Guide Book of Sending and receiving card ----take K10 card for example 1 Hardware connection diagram Here take one module (32x16 pixels), 1 piece of K10 card, HUB75 for example, please refer to the
More informationExperiment: FPGA Design with Verilog (Part 4)
Department of Electrical & Electronic Engineering 2 nd Year Laboratory Experiment: FPGA Design with Verilog (Part 4) 1.0 Putting everything together PART 4 Real-time Audio Signal Processing In this part
More informationLaboratory Exercise 7
Laboratory Exercise 7 Finite State Machines This is an exercise in using finite state machines. Part I We wish to implement a finite state machine (FSM) that recognizes two specific sequences of applied
More informationConfiguring the Élan SC300 Device s Internal CGA Controller for a Specific LCD Panel
Configuring the Élan SC300 Device s Internal CGA Controller for a Specific LCD Panel Application Note This application note explains how to determine if a specific LCD panel is supported by the Élan TM
More informationTSIU03, SYSTEM DESIGN. How to Describe a HW Circuit
TSIU03 TSIU03, SYSTEM DESIGN How to Describe a HW Circuit Sometimes it is difficult for students to describe a hardware circuit. This document shows how to do it in order to present all the relevant information
More informationRisk Risk Title Severity (1-10) Probability (0-100%) I FPGA Area II Timing III Input Distortion IV Synchronization 9 60
Project Planning Introduction In this section, the plans required for completing the project from start to finish are described. The risk analysis section of this project plan will describe the potential
More informationScans and encodes up to a 64-key keyboard. DB 1 DB 2 DB 3 DB 4 DB 5 DB 6 DB 7 V SS. display information.
Programmable Keyboard/Display Interface - 8279 A programmable keyboard and display interfacing chip. Scans and encodes up to a 64-key keyboard. Controls up to a 16-digit numerical display. Keyboard has
More informationUniversity of Pennsylvania Department of Electrical and Systems Engineering. Digital Design Laboratory. Lab8 Calculator
University of Pennsylvania Department of Electrical and Systems Engineering Digital Design Laboratory Purpose Lab Calculator The purpose of this lab is: 1. To get familiar with the use of shift registers
More informationSub-LVDS-to-Parallel Sensor Bridge
January 2015 Introduction Reference Design RD1122 Sony introduced the IMX036 and IMX136 sensors to support resolutions up to 1080P60 and 1080p120 respectively. A traditional CMOS parallel interface could
More informationCMOS VLSI Design. Lab 3: Datapath and Zipper Assembly
Harris CMOS VLSI Design Lab 3: Datapath and Zipper Assembly An n-bit datapath consists of n identical horizontal bitslices 1. Data signals travel horizontally along the bitslice. Control signals run vertically
More informationVIDEO 2D SCALER. User Guide. 10/2014 Capital Microelectronics, Inc. China
VIDEO 2D SCALER User Guide 10/2014 Capital Microelectronics, Inc. China Contents Contents... 2 1 Introduction... 3 2 Function Description... 4 2.1 Overview... 4 2.2 Function... 7 2.3 I/O Description...
More informationIMS B007 A transputer based graphics board
IMS B007 A transputer based graphics board INMOS Technical Note 12 Ray McConnell April 1987 72-TCH-012-01 You may not: 1. Modify the Materials or use them for any commercial purpose, or any public display,
More informationMagnetic Rower. Manual Jetstream JMR-5000
Magnetic Rower Manual Jetstream JMR-5000 EXPLODED DRAWING PARTS LIST Assembly front stabilizer with main frame Step 1. Secure the front stabilizer (A2) and main frame(a1) using carriage bolt(1) & Nut(2).
More informationSide Street. Traffic Sensor. Main Street. Walk Button. Traffic Lights
6.111 Laboratory 2 1 Laboratory 2 Finite State Machines Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.111 - Introductory Digital Systems Laboratory Handout
More informationLaboratory Exercise 4
Laboratory Exercise 4 Polling and Interrupts The purpose of this exercise is to learn how to send and receive data to/from I/O devices. There are two methods used to indicate whether or not data can be
More informationLED BASED SNAKE GAME
LED BASED SNAKE GAME Group 14 1 NAME ROLL NO MAJOR Muhammad Shoaib Hassan 14100005 Electrical Engineering Syed Muhammad Ali 14100167 Electrical Engineering Muhammad Ali Gulzar 14100017 Computer Science
More informationAnritsu Setup Procedure for GSP-1720 Measurements
GS 09-1313 Rev. 1.0 11-April-2009 Purpose: This procedure demonstrates how to use the Anritsu MT8803G to place a GSP-1720 modem into a call state. After the lab technician becomes familiar with this process,
More informationLaboratory Exercise 7
Laboratory Exercise 7 Finite State Machines This is an exercise in using finite state machines. Part I We wish to implement a finite state machine (FSM) that recognizes two specific sequences of applied
More informationRyerson University Department of Electrical and Computer Engineering COE/BME 328 Digital Systems
1 P a g e Ryerson University Department of Electrical and Computer Engineering COE/BME 328 Digital Systems Lab 6 35 Marks (3 weeks) Design of a Simple General-Purpose Processor Due Date: Week 12 Objective:
More informationo The 9S12 has a 16-bit free-running counter to determine the time and event happens, and to make an event happen at a particular time
More on Programming the 9S12 in C Huang Sections 5.2 through 5.4 Introduction to the 9S12 Hardware Subsystems Huang Sections 8.2-8.6 ECT_16B8C Block User Guide A summary of 9S12 hardware subsystems Introduction
More informationProgrammable Logic Design I
Programmable Logic Design I Introduction In labs 11 and 12 you built simple logic circuits on breadboards using TTL logic circuits on 7400 series chips. This process is simple and easy for small circuits.
More informationID 421C: Designing with Segmented LCD Displays
ID 421C: Designing with Segmented LCD Displays BNS Solutions Travis Weisberger Embedded Systems Engineer 13 October 2010 Version: 1.3 BNS Solutions A little something about BNS Engineering consulting firm
More informationLecture 10: Programmable Logic
Lecture 10: Programmable Logic We ve spent the past couple of lectures going over some of the applications of digital logic And we can easily think of more useful things to do like having a 7-segment LED
More informationW.E.F. SESSION Course: Bachelor of Science (B.Sc.) Subject: Electronics Title of Paper Max. Marks Exam Duration Semester-V
Paper No. W.E.F. SESSION 2011-2012 Course: Bachelor of Science (B.Sc.) Subject: Electronics Title of Paper Max. Marks Exam Duration Semester-V I Microprocessor Architecture and Programming-I(Th) 45 5 3hrs
More informationLab 4: Hex Calculator
CpE 487 Digital Design Lab Lab 4: Hex Calculator 1. Introduction In this lab, we will program the FPGA on the Nexys2 board to function as a simple hexadecimal calculator capable of adding and subtracting
More informationDigital. Digital. Revision: v0.19 Date: : / 76
Digital Revision: v0.19 Date: 2018-06-14 07:01 https://github.com/hneemann/digital 1 / 76 Table of Contents A General 1. Digital...5 1.1. Introduction... 5 1.2. First Steps...5 1.3. Wires...13 1.4. Hierarchical
More informationo The 9S12 has a 16-bit free-running counter to determine the time and event happens, and to make an event happen at a particular time
More on Programming the 9S12 in C Huang Sections 5.2 through 5.4 Introduction to the 9S12 Hardware Subsystems Huang Sections 8.2-8.6 ECT_16B8C Block User Guide A summary of 9S12 hardware subsystems Introduction
More informationIntroduction to CMOS VLSI Design (E158) Lab 3: Datapath and Zipper Assembly
Harris Introduction to CMOS VLSI Design (E158) Lab 3: Datapath and Zipper Assembly An n-bit datapath consists of n identical horizontal bitslices 1. Data signals travel horizontally along the bitslice.
More informationEN2911X: Reconfigurable Computing Topic 01: Programmable Logic. Prof. Sherief Reda School of Engineering, Brown University Fall 2014
EN2911X: Reconfigurable Computing Topic 01: Programmable Logic Prof. Sherief Reda School of Engineering, Brown University Fall 2014 1 Contents 1. Architecture of modern FPGAs Programmable interconnect
More informationCombo Board.
Combo Board www.matrixtsl.com EB083 Contents About This Document 2 General Information 3 Board Layout 4 Testing This Product 5 Circuit Diagram 6 Liquid Crystal Display 7 Sensors 9 Circuit Diagram 10 About
More informationTask 4_B. Decoder for DCF-77 Radio Clock Receiver
Embedded Processor Lab (EIT-EMS-546-L-4) Task 4_B FB Elektrotechnik und Informationstechnik Prof. Dr.-Ing. Norbert Wehn Dozent: Uwe Wasenmüller Raum 12-213, wa@eit.uni-kl.de Task 4_B Decoder for DCF-77
More informationRensselaer Polytechnic Institute Computer Hardware Design ECSE Report. Lab Three Xilinx Richards Controller and Logic Analyzer Laboratory
RPI Rensselaer Polytechnic Institute Computer Hardware Design ECSE 4770 Report Lab Three Xilinx Richards Controller and Logic Analyzer Laboratory Name: Walter Dearing Group: Brad Stephenson David Bang
More informationCARLETON UNIVERSITY. Facts without theory is trivia. Theory without facts is bull 2607-LRB
CARLETON UNIVERSITY Deparment of Electronics ELEC 267 Switching Circuits February 7, 25 Facts without theory is trivia. Theory without facts is bull Anon Laboratory 3.: The T-Bird Tail-Light Control Using
More informationKW11-L line time clock manual
DEC-ll HKWB-D KW11-L line time clock manual DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS 1st Edition February 1971 2nd Printing (Rev) December 1971 3rd Printing July 1972 4th Printing October 1972
More informationDesign of VGA Controller using VHDL for LCD Display using FPGA
International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) Design of VGA Controller using VHDL for LCD Display using FPGA Khan Huma Aftab 1, Monauwer Alam 2 1, 2 (Department of ECE, Integral
More informationCSCB58 - Lab 4. Prelab /3 Part I (in-lab) /1 Part II (in-lab) /1 Part III (in-lab) /2 TOTAL /8
CSCB58 - Lab 4 Clocks and Counters Learning Objectives The purpose of this lab is to learn how to create counters and to be able to control when operations occur when the actual clock rate is much faster.
More informationLab #10 Hexadecimal-to-Seven-Segment Decoder, 4-bit Adder-Subtractor and Shift Register. Fall 2017
University of Texas at El Paso Electrical and Computer Engineering Department EE 2169 Laboratory for Digital Systems Design I Lab #10 Hexadecimal-to-Seven-Segment Decoder, 4-bit Adder-Subtractor and Shift
More informationA First Laboratory Course on Digital Signal Processing
A First Laboratory Course on Digital Signal Processing Hsien-Tsai Wu and Hong-De Chang Department of Electronic Engineering Southern Taiwan University of Technology No.1 Nan-Tai Street, Yung Kang City,
More informationSetting Up the Warp System File: Warp Theater Set-up.doc 25 MAY 04
Setting Up the Warp System File: Warp Theater Set-up.doc 25 MAY 04 Initial Assumptions: Theater geometry has been calculated and the screens have been marked with fiducial points that represent the limits
More informationMassachusetts Institute of Technology Department of Electrical Engineering and Computer Science Introductory Digital Systems Laboratory
Problem Set Issued: March 3, 2006 Problem Set Due: March 15, 2006 Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.111 Introductory Digital Systems Laboratory
More informationECB DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER
ECB2212 - DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER SUBMITTED BY ASHRAF HUSSAIN (160051601105) S SAMIULLAH (160051601059) CONTENTS >AIM >INTRODUCTION
More informationLaboratory 9 Digital Circuits: Flip Flops, One-Shot, Shift Register, Ripple Counter
page 1 of 5 Digital Circuits: Flip Flops, One-Shot, Shift Register, Ripple Counter Introduction In this lab, you will learn about the behavior of the D flip-flop, by employing it in 3 classic circuits:
More informationDEPARTMENT OF MECHANICAL ENGG ME2255-ELECTRONICS AND MICROPROCESSOR QUESTION BANK. Prepared by L.JOHN PETER AP/ECE
DEPARTMENT OF MECHANICAL ENGG ME2255-ELECTRONICS AND MICROPROCESSOR YEAR: II SEM:IV QUESTION BANK Prepared by L.JOHN PETER AP/ECE Unit I SEMICONDUCTOR THEORY 1. What are valence electrons? Electron in
More informationLABORATORY 14: ANALOG TO DIGITAL CONVERSION USING ADC0809
LABORATORY 14: ANALOG TO DIGITAL CONVERSION USING ADC0809 NAME: STUDENT ID#: Objectives To understand how the ADC0809 works for analog-to-digital signal conversion. To program loop tests for analog-to-digital
More informationAUTOMATIC LICENSE PLATE RECOGNITION(ALPR) ON EMBEDDED SYSTEM
AUTOMATIC LICENSE PLATE RECOGNITION(ALPR) ON EMBEDDED SYSTEM Presented by Guanghan APPLICATIONS 1. Automatic toll collection 2. Traffic law enforcement 3. Parking lot access control 4. Road traffic monitoring
More informationCPE 200L LABORATORY 3: SEQUENTIAL LOGIC CIRCUITS UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: SR FLIP-FLOP/LATCH
CPE 200L LABORATORY 3: SEUENTIAL LOGIC CIRCUITS DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING UNIVERSITY OF NEVADA, LAS VEGAS GOALS: Learn to use Function Generator and Oscilloscope on the breadboard.
More informationLogiCORE IP Video Timing Controller v3.0
LogiCORE IP Video Timing Controller v3.0 Product Guide Table of Contents Chapter 1: Overview Standards Compliance....................................................... 6 Feature Summary............................................................
More informationLab 2: Hardware/Software Co-design with the Wimp51
Lab 2: Hardware/Software Co-design with the Wimp51 CpE 214: Digital Engineering Lab II Last revised: February 26, 2013 (CAC) Hardware software co-design, now standard in industry, is an approach that brings
More informationVtronix Incorporated. Simon Fraser University Burnaby, BC V5A 1S6 April 19, 1999
Vtronix Incorporated Simon Fraser University Burnaby, BC V5A 1S6 vtronix-inc@sfu.ca April 19, 1999 Dr. Andrew Rawicz School of Engineering Science Simon Fraser University Burnaby, BC V5A 1S6 Re: ENSC 370
More informationChapter 3: Sequential Logic Systems
Chapter 3: Sequential Logic Systems 1. The S-R Latch Learning Objectives: At the end of this topic you should be able to: design a Set-Reset latch based on NAND gates; complete a sequential truth table
More informationManual of Operation for WaveNode Model WN-2m. Revision 1.0
Manual of Operation for WaveNode Model WN-2m. Revision 1.0 TABLE OF CONTENTS 1. Description of Operation 2. Features 3. Installation and Checkout 4. Graphical Menus 5. Information for Software Expansion
More informationMAIN PCA TEST PROCEDURE DOCUMENT NUMBER:
TEST PROCEDURE DOCUMENT NUMBER: -20 Signature Date Author J. Hoo 10-7-96 CHK J. Hoo 10-7-96 CHK - - Approved J. Hoo 10-7-96 Huntron Instruments, Inc. 1996 All rights reserved. This document may not be
More informationDo the following: a. (12 points) Draw a block diagram of your circuit design, showing and labeling all essential components and connections.
UNIVERSITY OF CALIFORNIA College of Engineering Electrical Engineering and Computer Sciences Department EECS 145M: Microcomputer Interfacing Laboratory Spring Midterm #1 (Closed book- calculators OK) Wednesday,
More informationMarks and Grades Project
Marks and Grades Project This project uses the HCS12 to allow for user input of class grades to determine the letter grade and overall GPA for all classes. Interface: The left-most DIP switch (SW1) is
More information