A Microcode-based Memory BIST Implementing Modified March Algorithm
|
|
- Imogen Warren
- 5 years ago
- Views:
Transcription
1 A Microcode-based Memory BIST Implementing Modified March Algorithm Dongkyu Youn, Taehyung Kim and Sungju Park Dept. of Computer Science & Engineering Hanyang University SaDong, Ansan, Kyunggi-Do, Korea { Abstract{ A new microcode-based BIST(Biult-In Self Test) circuitry for embedded memory components is proposed in this paper. The memory BIST implements march algorithms which are slightly modified by adopting DOF(Degree of Freedom) concept to detect ADOFs(Address Decoder Open Faults) on top of conventional stuck faults. Furthermore it is shown that the march BIST modified can capture a few NPSFs(Neighborhood Pattern Sensitive Faults) coupled with the Cellular Automata address generator and patterns. The microcode-based memory BIST proposed lends itself to performing different combinations of march and retention tests with less microcode storage than the other approaches. ò. Introduction{ It becomes highly important to test various kinds of defects rapidly and precisely to reduce the testing cost and to improve the memory quality especially under the SoC design environment. Memory defects can be modelled as stuck-at, coupling, transition, address decoder, and pattern-sensitive faults and it is known that the 80% of the failures are due to the leakage defects[1]. Among the different testing algorithms ranging from O( n ) to O(nlog(n)), BIST(Built-In Self Test) techniques with O( n ) to O(n) complexity algorithms are widely adopted for embedded memories[2]. Memory test patterns can be generated deterministically or randomly[3] through either a test equipment or a BIST circuitry. Test patterns generated randomly can detect not only modelled defects but non-modelled and timing defects[4-6], nevertheless deterministic march patterns are widely adopted for BIST and off-chip testing for their simplicity. A few hardwired memory BIST techniques have been developed[5-8] and recently some micro-coded memory BIST circuits are implemented for embedded memories[9-11]. In general micro-coded memory BIST has great flexibility in applying different combinations of test patterns for static and dynamic defects. Memory retention faults as well as conventional static faults are major targets with a register file or SRAM as a storage of the microcodes[9-11]. We introduce a different micro-coded BIST technique which aims to capture address decoder open faults in addition to conventional static faults. Furthermore a certain degree of neighborhood pattern sensitive faults are detected by cellular automata based address and pattern generators. The paper is organized as followings. After the introduction of the fault models and definitions in section ó, ADOFs and cellular automata for NPSF testing are described in section ô and õ respectively. A new micro-coded memory BIST is designed in section ö and the superiority over the conventional methods is addressed in section
2 followed by the conclusions. ó. Fault Models and Definitions{ Faults modelled from the memory defects can be summarized as followings[2,5,12,13]. 1) Stuck-at-Fault(SF) : Either a cell or a line is stuck to logical 0 or 1. 2) Transition Fault(TF) : 01(or 10) transition is impossible on a cell or a line. 3) Coupling Fault(CF) : When a cell is written to 01(or 10), the content of the other cell is changed. CF is generalized to k-coupling fault when k-1 cells are changed and furthermore classified into Inversion or Idempotent coupling faults upon the content changed. 4) Address Decoder Fault(ADF) : No cell will be accessed with a certain address, or multiple cells are accessed simultaneously, or a certain cell can be accessed with multiple addresses. 5) Address Decoder Open Faults(ADOF) : CMOS address decoder open faults are caused by open defects in the CMOS logic gates of the memory address decoders and, due to their sequential behavior, cannot be mapped to faults of the memory array itself. 6) Retention Faults(RF) : A cell fails to retain its logic value after some time. This fault is caused by a broken pull-up resistor. 7) Neighborhood Pattern Sensitive Fault(NPSF) : a typical neighborhood pattern sensitive faults preventing the base cell from being transited to certain value is called as static NPSF, and an NPSF is named as dynamic when a transition on the neighborhood cells triggers the transition on the base cell. This paper will focus on capturing dynamic defects like (6) and (7) as well as static faults like 1) - 5). ô. Address decoder open faults with modified 10N March 10N March test algorithm detecting stuck-at, transition, coupling, and ADF can be described as followings. M M arch Elem ent 0 r M 1 M 3 M 4 M 5 ( w 0 ) ( r 0 w 1 ) üµ ( r 0 w 1 ) ( r 1 w 0 ) ( Address Sequence operator Algorithm 1. 10N MARCH(C-) test. 0 ) {March element (r0, w1)} For cell := 0 to n-1 do begin read A[cell]; {Expected value = 0} write 1 to A[cell]; end; {March element (r1, w0)} For cell := 0 to n-1 do begin read A[cell]; {Expected value = 1} write 0 to A[cell]; end; Algorithm 2. March Test Element {(r0,w1), (r1,w0)}.
3 where each symbols,, w0, w1, r0, and r1 are defined as : / : Increase/decrease memory address w 0/1 : Write 0 / 1 value in each memory cell r 0/1 : Read 0 / 1 value from each memory cell For example 01 rising and 10 falling transition faults are detected by the M3, M4, M2 and M3 march elements. Besides the above 4 different types of classical static faults there exist a non-classical CMOS ADOF which is not detected by conventional march algorithms[4-6]. Suppose there exists an CMOS open defect on the address decoder as figure 1. Surely the defect causes a failure driving two wordlines at once. However in order to detect CMOS open faults the march algorithms must be augmented to generate three consecutive march elements by changing the order in which the memory addresses are generated[5,6]. The paper[5] has introduced the degree of freedom concept in the address generation of march algorithms and the LFSR(Linear Feedback Shift Register) replaces the up-down address counter for march BIST. This paper tries to further enhance the detection boundary to pattern sensitive faults by using Cellular Automata based address generator and random patterns. Figure 1. Address decoder and P-channel open defect. õ. NPSFs with Cellular Automata Address Generator LHCA(Linear Hybrid Cellular Automata) is implemented by combining transition matrix and LFSR of LCA(Linear Cellular Automata)[12,13]. The next state of a certain cell is dependent upon the current states of the cell itself and neighboring cells. Due to its superior randomness than LFSRs, CA is widely adopted for logic BISTs and cryptography. For the testing of neighborhood pattern sensitive faults, complicated deterministic test patterns can be applied by off-chip tester but it costs too high for the BIST implementation. This paper is focused to capture a certain amount of NPSFs in addition to conventional memory faults including CMOS ADOFs, thus we decide to make use of random address generator. It can be observed that if the target cells consecutively tested are located further apart the NPSF coverage can be more improved[2]. We design a LHCA combining rule 90 and 150 to generate maximum number of
4 patterns, and then realize that LHCA produces more randomized address patterns than an LFSR as can be seen from the figure 3. The odd/even numbered bits are connected to column/row address select bits respectively and the cell number shows the order in which the cell is visited. The shaded cells imply that neighboring celled are visited consecutively, thus the more the shaded cells the less the NPSFs may be detected by random address and random data memory BIST. As a random pattern generator, instead of conventional LHCA, we have implemented randomly inversed LHCA which is guaranteed to generate 2 K independent patterns but some patterns are randomly inversed, hence hopely results in better NPSF coverage. The simulation results are shown in table 1 and surprisingly enough the method based on LHCA address generator with randomly inversed test patterns shows highest NPSF coverage than other methods. In table 1, NI stands for non-inversed and RI stands for randomly-inversed random patterns. col row Figure 2. Address sequence of complete CA in 8X8 memory. col row Figure 3. Address sequence of complete LFSR in 8X8 memory. Table 1. Add. gen. Fault coverage of static NPSF in 8X8 memory using RI-LFSR16 as test data. Complete LFSR Complete CA Test cycles NI RI NI RI 10 cycles cycles cycles cycles cycles cycles cycles cycles cycles cycles cycles cycles cycles
5 ö. Microcode-Based BIST Controller Memory BIST consists of address generator, test pattern generator, and BIST control logic. The BIST controller can be implemented by either hardwired logic or microcode, and this paper proposes an efficient micro-coded controller. Microcodes have been stored in SRAM[10] but another test logic for the SRAM is required. Fully scannable register file instead of the SRAM was proposed in [11], but the area overhead exceeds the SRAM. The defects targeted by both techniques are data retention and conventional static faults. The first objective of our approach is to enhance the detection boundary by capturing CMOS ADOFs and NPSFs additionally. Address generators are implemented by complete cellular automata to capture CMOS ADOFs and additionally randomly inversed random patterns are applied for the partial detection of NPSFs. The second goal is to minimize the microcode storage by using a ROM and a small register file. The ROM contains core march elements with self-checking bits, and the small scannable register file only keeps the sequence order of march elements stored in the ROM. Figure 4 shows the micro-coded memory BIST whose major blocks are storage units, instruction decoder, up-down LHCA, instruction up-down counter, and comparator. Detailed explanation for each blocks can be summarized as follows: Figure 4. Microcode-based BIST. z Instruction up_down counter Instruction address of the ROM is selected by this log (X)+1 bit binary up_down counter. Initialized by test_enable signal and terminated by sending Test_end signal after executing the last instruction. z Instruction decoder By taking the instruction condition bits and LHCA terminal signals, it generates the up-down address and hold/enable signals.
6 z Storage unit (ROM) Conventional march test algorithms are stored in this 610 bits ROM. z Up-down LHCA This address generator is initialized by the test_enable signal and operated by the instruction up-down LHCA signal and LHCA hold/enable signals. LHCA terminal signal is launched upon the last address generation. z Comparator Error signal is produced by comparing the test data and RAM output data. The microcodes associated with each march operations and the corresponding control signals are described in figure 5. Figure 5. March test procedure and microcodes.. Experimental Results Our micro-coded memory BIST circuitry was designed onto a synchronous single port RAM using Synopsys Design Analyzer. The design is verified through the simulation as shown in figure 6, and it can be seen that (r0,w1) operation is repeated for each memory cells upon the instruction up_down counter. Table 2 presents the size of a ROM required if each march test is performed independently. MARCH C+ algorithm adding two Delay elements to MARCH C-, such as Delay;(r0,w1); Delay; (r1), is applied to detect retention faults. Among the march algorithms, we only store the MARCH A algorithm into the 50 bits ROM and different march testings are performed by giving the sequence number of the march operations into the 214 bits register file, and it is noticed that our technique requires only about one third of the other micro-code storages as shown in table 3.
7 Figure 6. Simulation result. Table 2. Microcode storages required by different march algorithms. Test Algorithm Complexity ROM Size (wordbit) MATS 4n 4 6 MATS+ 5n 5 6 MATS++ 6n 6 6 MARCH X 6n 6 6 MARCH Y 8n 8 6 MARCH C- 10n 10 6 MARCH C+ 15n 15 6 MARCH A 15n 15 6 Table 3. Comparison of microcode storages. Method Microcode Storage Size(bits) Our method SRAM (or Register file) ROM 156, Register file SRAM ø. Conclusions An efficient microcode-based memory BIST technique is introduced in this paper. In addition to conventional static and retention faults, CMOS address decoder open faults and some of neighborhood pattern sensitive faults are detected with cellular automata based address generator. Compared with currently known microcode-based BIST techniques, our design requires only one third of those microcode storages. It is strongly believed that our BIST can be widely used for the embedded memory testing especially under the SoC design environment due to the superior flexibility and extendibility in applying different combination of memory test algorithms.
8 Acknowledgment This research has been supported in part by KOrea Science and Engineering Foundation (under contract ). References{ [1] S. Oh, et. al., "Automatic Failure Analysis System For High Density DRAM," IEEE International Test Conference, pp , [2] A. J. Van de Goor, "Testing Semiconductor Memories," Theory and practice, John Wiley and sons, Chichester, UK, [3] P. H. Bardell and W. H. McAnney, "Self-Test of Random Access Memories," Proceedings of International Test Conference, 1985, pp [4] D. Niggemeyer, M. Redeker, and J. Otterstedt, "Integration of Non-classical Faults in standard March Tests," Records of the IEEE Intl. WorkShop on Memory Technology, Design and Testing 1997, pp.27-32, San Jose, USA [5] J. Otterstedt, D. Niggemeyer, & T.W. Williams, "Detection of CMOS Address Decoder Open Faults with March and Pseudo Random Memory Tests, ITC conf., Oct. 1998, pp [6] M. Sachdev, "Open Defects in CMOS RAM Address Decoders," IEEE Design & Test of Comp., vol. 14, no. 2, pp.26-33, [7] P. H. Bardell, W. H. McAnney, and J. Savir, "Built-In Test for VLSI : Pseudorandom Techniques," Wiley Interscience, [8] M. Franklin, K.K. Saluja and K.Kinoshita, "A Built-In Self Test Algorithm for Row/Column Pattern Sensitive Faults in RAM's," IEEE Journal of Solid State Circuits, vol.25, no.2, pp , April [9] H. Koike, T. Takeshima, and M. Takada, "A BIST Sheme Using Microprogram ROM for Large Capacity Memories," Proc. International Test Conference, pp , [10] I. Schanstra, D. Lukita, A. J. Van de Goor, K. Veelenturf, and P. j. van Wijnen, "Semiconductor Manufacturing Process Monitoring Using BIST for Embedded Memories," Proc. International Test Conference, pp , [11] K. Zarrineh, S.J Upadhyaya, "On programmable memory built-in self test architectures," Design, Automation and Test in Europe Conference, pp , 1999 [12] P. H. Bardell, "Analysis of Celluar Automata Used as Pseudorandom Pattern Generators," Proceedings of International Test Conference, 1990, pp [13] K. Cattell, S. Zhang, M. Serra, and J, C. Muzio, "2-by-n Hybrid Cellular Automata with Regular Configuration : Theory and Application," IEEE Trans. on Computers, vol. 48, Mar. 1999, pp
March Test Compression Technique on Low Power Programmable Pseudo Random Test Pattern Generator
International Journal of Computational Intelligence Research ISSN 0973-1873 Volume 13, Number 6 (2017), pp. 1493-1498 Research India Publications http://www.ripublication.com March Test Compression Technique
More informationImplementation of BIST Test Generation Scheme based on Single and Programmable Twisted Ring Counters
IOSR Journal of Mechanical and Civil Engineering (IOSR-JMCE) e-issn: 2278-1684, p-issn: 2320-334X Implementation of BIST Test Generation Scheme based on Single and Programmable Twisted Ring Counters N.Dilip
More informationRandom Access Scan. Veeraraghavan Ramamurthy Dept. of Electrical and Computer Engineering Auburn University, Auburn, AL
Random Access Scan Veeraraghavan Ramamurthy Dept. of Electrical and Computer Engineering Auburn University, Auburn, AL ramamve@auburn.edu Term Paper for ELEC 7250 (Spring 2005) Abstract: Random Access
More informationAvailable online at ScienceDirect. Procedia Computer Science 46 (2015 ) Aida S Tharakan a *, Binu K Mathew b
Available online at www.sciencedirect.com ScienceDirect Procedia Computer Science 46 (2015 ) 1409 1416 International Conference on Information and Communication Technologies (ICICT 2014) Design and Implementation
More informationDesign of BIST Enabled UART with MISR
International Journal of Emerging Engineering Research and Technology Volume 3, Issue 8, August 2015, PP 85-89 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) ABSTRACT Design of BIST Enabled UART with
More informationSIC Vector Generation Using Test per Clock and Test per Scan
International Journal of Emerging Engineering Research and Technology Volume 2, Issue 8, November 2014, PP 84-89 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) SIC Vector Generation Using Test per Clock
More informationInternational Journal of Scientific & Engineering Research, Volume 5, Issue 9, September ISSN
International Journal of Scientific & Engineering Research, Volume 5, Issue 9, September-2014 917 The Power Optimization of Linear Feedback Shift Register Using Fault Coverage Circuits K.YARRAYYA1, K CHITAMBARA
More informationBit Swapping LFSR and its Application to Fault Detection and Diagnosis Using FPGA
Bit Swapping LFSR and its Application to Fault Detection and Diagnosis Using FPGA M.V.M.Lahari 1, M.Mani Kumari 2 1,2 Department of ECE, GVPCEOW,Visakhapatnam. Abstract The increasing growth of sub-micron
More information[Krishna*, 4.(12): December, 2015] ISSN: (I2OR), Publication Impact Factor: 3.785
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY DESIGN AND IMPLEMENTATION OF BIST TECHNIQUE IN UART SERIAL COMMUNICATION M.Hari Krishna*, P.Pavan Kumar * Electronics and Communication
More informationCMOS Testing-2. Design for testability (DFT) Design and Test Flow: Old View Test was merely an afterthought. Specification. Design errors.
Design and test CMOS Testing- Design for testability (DFT) Scan design Built-in self-test IDDQ testing ECE 261 Krish Chakrabarty 1 Design and Test Flow: Old View Test was merely an afterthought Specification
More informationTesting Digital Systems II
Testing Digital Systems II Lecture 5: Built-in Self Test (I) Instructor: M. Tahoori Copyright 2010, M. Tahoori TDS II: Lecture 5 1 Outline Introduction (Lecture 5) Test Pattern Generation (Lecture 5) Pseudo-Random
More informationMethodology to Detect and Diagnose Faults in Memories using BIST
Methodology to Detect and Diagnose Faults in Memories using BIST S. Gayathri 1, V. Senthil Kumaran 2 PG Scholar, ECE, Mahendra Engineering College, Namakkal, India 1 Asst. Professor, ECE, Mahendra Engineering
More informationLogic Design for Single On-Chip Test Clock Generation for N Clock Domain - Impact on SOC Area and Test Quality
and Communication Technology (IJRECT 6) Vol. 3, Issue 3 July - Sept. 6 ISSN : 38-965 (Online) ISSN : 39-33 (Print) Logic Design for Single On-Chip Test Clock Generation for N Clock Domain - Impact on SOC
More informationFault Detection And Correction Using MLD For Memory Applications
Fault Detection And Correction Using MLD For Memory Applications Jayasanthi Sambbandam & G. Jose ECE Dept. Easwari Engineering College, Ramapuram E-mail : shanthisindia@yahoo.com & josejeyamani@gmail.com
More informationIMPLEMENTATION OF X-FACTOR CIRCUITRY IN DECOMPRESSOR ARCHITECTURE
IMPLEMENTATION OF X-FACTOR CIRCUITRY IN DECOMPRESSOR ARCHITECTURE SATHISHKUMAR.K #1, SARAVANAN.S #2, VIJAYSAI. R #3 School of Computing, M.Tech VLSI design, SASTRA University Thanjavur, Tamil Nadu, 613401,
More informationCombinational vs Sequential
Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs Changing inputs changes outputs No regard for previous inputs
More informationISSN:
191 Low Power Test Pattern Generator Using LFSR and Single Input Changing Generator (SICG) for BIST Applications A K MOHANTY 1, B P SAHU 2, S S MAHATO 3 Department of Electronics and Communication Engineering,
More informationBuilt-In Self-Test (BIST) Abdil Rashid Mohamed, Embedded Systems Laboratory (ESLAB) Linköping University, Sweden
Built-In Self-Test (BIST) Abdil Rashid Mohamed, abdmo@ida ida.liu.se Embedded Systems Laboratory (ESLAB) Linköping University, Sweden Introduction BIST --> Built-In Self Test BIST - part of the circuit
More informationI. INTRODUCTION. S Ramkumar. D Punitha
Efficient Test Pattern Generator for BIST Using Multiple Single Input Change Vectors D Punitha Master of Engineering VLSI Design Sethu Institute of Technology Kariapatti, Tamilnadu, 626106 India punithasuresh3555@gmail.com
More informationDesign of Fault Coverage Test Pattern Generator Using LFSR
Design of Fault Coverage Test Pattern Generator Using LFSR B.Saritha M.Tech Student, Department of ECE, Dhruva Institue of Engineering & Technology. Abstract: A new fault coverage test pattern generator
More informationResponse Compaction with any Number of Unknowns using a new LFSR Architecture*
Response Compaction with any Number of Unknowns using a new LFSR Architecture* Agilent Laboratories Palo Alto, CA Erik_Volkerink@Agilent.com Erik H. Volkerink, and Subhasish Mitra,3 Intel Corporation Folsom,
More informationScan. This is a sample of the first 15 pages of the Scan chapter.
Scan This is a sample of the first 15 pages of the Scan chapter. Note: The book is NOT Pinted in color. Objectives: This section provides: An overview of Scan An introduction to Test Sequences and Test
More informationBit-Serial Test Pattern Generation by an Accumulator behaving as a Non-Linear Feedback Shift Register
Bit-Serial Test Pattern Generation by an Accumulator behaving as a Non-Linear Feedbac Shift Register G Dimitraopoulos, D Niolos and D Baalis Computer Engineering and Informatics Dept, University of Patras,
More informationVLSI System Testing. BIST Motivation
ECE 538 VLSI System Testing Krish Chakrabarty Built-In Self-Test (BIST): ECE 538 Krish Chakrabarty BIST Motivation Useful for field test and diagnosis (less expensive than a local automatic test equipment)
More informationISSN (c) MIT Publications
MIT International Journal of Electronics and Communication Engineering, Vol. 2, No. 2, Aug. 2012, pp. (83-88) 83 BIST- Built in Self Test A Testing Technique Alpana Singh MIT, Moradabad, UP, INDIA Email:
More informationA New Approach to Design Fault Coverage Circuit with Efficient Hardware Utilization for Testing Applications
A New Approach to Design Fault Coverage Circuit with Efficient Hardware Utilization for Testing Applications S. Krishna Chaitanya Department of Electronics & Communication Engineering, Hyderabad Institute
More informationDESIGN OF LOW POWER TEST PATTERN GENERATOR
International Journal of Electronics, Communication & Instrumentation Engineering Research and Development (IJECIERD) ISSN(P): 2249-684X; ISSN(E): 2249-7951 Vol. 4, Issue 1, Feb 2014, 59-66 TJPRC Pvt.
More informationInstructions. Final Exam CPSC/ELEN 680 December 12, Name: UIN:
Final Exam CPSC/ELEN 680 December 12, 2005 Name: UIN: Instructions This exam is closed book. Provide brief but complete answers to the following questions in the space provided, using figures as necessary.
More informationTransactions Brief. Circular BIST With State Skipping
668 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 10, NO. 5, OCTOBER 2002 Transactions Brief Circular BIST With State Skipping Nur A. Touba Abstract Circular built-in self-test
More informationObjectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath
Objectives Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath In the previous chapters we have studied how to develop a specification from a given application, and
More informationTesting Sequential Circuits
Testing Sequential Circuits 9/25/ Testing Sequential Circuits Test for Functionality Timing (components too slow, too fast, not synchronized) Parts: Combinational logic: faults: stuck /, delay Flip-flops:
More informationLOW POWER TEST PATTERN GENERATION USING TEST-PER-SCAN TECHNIQUE FOR BIST IMPLEMENTATION
LOW POWER TEST PATTERN GENERATION USING TEST-PER-SCAN TECHNIQUE FOR BIST IMPLEMENTATION K. Jamal 1, P. Srihari 2, K. Manjunatha Chari 3 and B. Sabitha 1 1 Gokaraju Rangaraju Institute of Engineering and
More informationfor Digital IC's Design-for-Test and Embedded Core Systems Alfred L. Crouch Prentice Hall PTR Upper Saddle River, NJ
Design-for-Test for Digital IC's and Embedded Core Systems Alfred L. Crouch Prentice Hall PTR Upper Saddle River, NJ 07458 www.phptr.com ISBN D-13-DflMfla7-l : Ml H Contents Preface Acknowledgments Introduction
More informationVHDL Implementation of Logic BIST (Built In Self Test) Architecture for Multiplier Circuit for High Test Coverage in VLSI Chips
VHDL Implementation of Logic BIST (Built In Self Test) Architecture for Multiplier Circuit for High Test Coverage in VLSI Chips Pushpraj Singh Tanwar, Priyanka Shrivastava Assistant professor, Dept. of
More informationY. Tsiatouhas. VLSI Systems and Computer Architecture Lab. Built-In Self Test 2
CMOS INTEGRATE CIRCUIT ESIGN TECHNIUES University of Ioannina Built In Self Test (BIST) ept. of Computer Science and Engineering Y. Tsiatouhas CMOS Integrated Circuit esign Techniques VLSI Systems and
More informationDesign of BIST with Low Power Test Pattern Generator
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 4, Issue 5, Ver. II (Sep-Oct. 2014), PP 30-39 e-issn: 2319 4200, p-issn No. : 2319 4197 Design of BIST with Low Power Test Pattern Generator
More informationDesign for Test. Design for test (DFT) refers to those design techniques that make test generation and test application cost-effective.
Design for Test Definition: Design for test (DFT) refers to those design techniques that make test generation and test application cost-effective. Types: Design for Testability Enhanced access Built-In
More informationLFSR Counter Implementation in CMOS VLSI
LFSR Counter Implementation in CMOS VLSI Doshi N. A., Dhobale S. B., and Kakade S. R. Abstract As chip manufacturing technology is suddenly on the threshold of major evaluation, which shrinks chip in size
More informationJin-Fu Li Advanced Reliable Systems (ARES) Laboratory. National Central University
Chapter 3 Basics of VLSI Testing (2) Jin-Fu Li Advanced Reliable Systems (ARES) Laboratory Department of Electrical Engineering National Central University Jhongli, Taiwan Outline Testing Process Fault
More informationUNIT IV CMOS TESTING. EC2354_Unit IV 1
UNIT IV CMOS TESTING EC2354_Unit IV 1 Outline Testing Logic Verification Silicon Debug Manufacturing Test Fault Models Observability and Controllability Design for Test Scan BIST Boundary Scan EC2354_Unit
More informationDepartment of Electrical and Computer Engineering University of Wisconsin Madison. Fall Final Examination CLOSED BOOK
Department of Electrical and Computer Engineering University of Wisconsin Madison Fall 2014-2015 Final Examination CLOSED BOOK Kewal K. Saluja Date: December 14, 2014 Place: Room 3418 Engineering Hall
More informationSequencing. Lan-Da Van ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall,
Sequencing ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2013 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Outlines Introduction Sequencing
More informationUsing on-chip Test Pattern Compression for Full Scan SoC Designs
Using on-chip Test Pattern Compression for Full Scan SoC Designs Helmut Lang Senior Staff Engineer Jens Pfeiffer CAD Engineer Jeff Maguire Principal Staff Engineer Motorola SPS, System-on-a-Chip Design
More informationRetiming Sequential Circuits for Low Power
Retiming Sequential Circuits for Low Power José Monteiro, Srinivas Devadas Department of EECS MIT, Cambridge, MA Abhijit Ghosh Mitsubishi Electric Research Laboratories Sunnyvale, CA Abstract Switching
More informationCOMP2611: Computer Organization. Introduction to Digital Logic
1 COMP2611: Computer Organization Sequential Logic Time 2 Till now, we have essentially ignored the issue of time. We assume digital circuits: Perform their computations instantaneously Stateless: once
More informationVLSI Test Technology and Reliability (ET4076)
VLSI Test Technology and Reliability (ET476) Lecture 9 (2) Built-In-Self Test (Chapter 5) Said Hamdioui Computer Engineering Lab Delft University of Technology 29-2 Learning aims Describe the concept and
More informationWeighted Random and Transition Density Patterns For Scan-BIST
Weighted Random and Transition Density Patterns For Scan-BIST Farhana Rashid Intel Corporation 1501 S. Mo-Pac Expressway, Suite 400 Austin, TX 78746 USA Email: farhana.rashid@intel.com Vishwani Agrawal
More informationFurther Details Contact: A. Vinay , , #301, 303 & 304,3rdFloor, AVR Buildings, Opp to SV Music College, Balaji
S.NO 2018-2019 B.TECH VLSI IEEE TITLES TITLES FRONTEND 1. Approximate Quaternary Addition with the Fast Carry Chains of FPGAs 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. 15. 16. 17. 18. 19. A Low-Power
More informationBIST for Logic and Memory Resources in Virtex-4 FPGAs
BIST for Logic and Memory Resources in Virtex-4 FPGAs Sachin Dhingra, Daniel Milton, and Charles E. Stroud Dept. of Electrical and Computer Engineering 200 Broun Hall, Auburn University, AL 36849-5201
More informationDesign of Test Circuits for Maximum Fault Coverage by Using Different Techniques
Design of Test Circuits for Maximum Fault Coverage by Using Different Techniques Akkala Suvarna Ratna M.Tech (VLSI & ES), Department of ECE, Sri Vani School of Engineering, Vijayawada. Abstract: A new
More informationA New Low Energy BIST Using A Statistical Code
A New Low Energy BIST Using A Statistical Code Sunghoon Chun, Taejin Kim and Sungho Kang Department of Electrical and Electronic Engineering Yonsei University 134 Shinchon-dong Seodaemoon-gu, Seoul, Korea
More informationLow Power Illinois Scan Architecture for Simultaneous Power and Test Data Volume Reduction
Low Illinois Scan Architecture for Simultaneous and Test Data Volume Anshuman Chandra, Felix Ng and Rohit Kapur Synopsys, Inc., 7 E. Middlefield Rd., Mountain View, CA Abstract We present Low Illinois
More informationA NOVEL DESIGN OF COUNTER USING TSPC D FLIP-FLOP FOR HIGH PERFORMANCE AND LOW POWER VLSI DESIGN APPLICATIONS USING 45NM CMOS TECHNOLOGY
A NOVEL DESIGN OF COUNTER USING TSPC D FLIP-FLOP FOR HIGH PERFORMANCE AND LOW POWER VLSI DESIGN APPLICATIONS USING 45NM CMOS TECHNOLOGY Ms. Chaitali V. Matey 1, Ms. Shraddha K. Mendhe 2, Mr. Sandip A.
More information國立清華大學電機系 EE-6250 超大型積體電路測試. VLSI Testing. Chapter 7 Built-In Self-Test. Design-for-Testability
1 國立清華大學電機系 EE-6250 超大型積體電路測試 VLSI Testing Chapter 7 Built-In Self-Test esign-for-testability esign activities for generating a set of test patterns with a high fault coverage. Methodology Logic Automatic
More informationSTATIC RANDOM-ACCESS MEMORY
STATIC RANDOM-ACCESS MEMORY by VITO KLAUDIO OCTOBER 10, 2015 CSC343 FALL 2015 PROF. IZIDOR GERTNER Table of contents 1. Objective... pg. 2 2. Functionality and Simulations... pg. 4 2.1 SR-LATCH... pg.
More informationAn Experiment to Compare AC Scan and At-Speed Functional Testing
An Experiment to Compare AC Scan and At-Speed Functional Testing Peter Maxwell, Ismed Hartanto and Lee Bentz Integrated Circuit Business Division Agilent Technologies ABSTRACT This paper describes an experimental
More informationDESIGN FOR TESTABILITY
DESIGN FOR TESTABILITY Raimund Ubar raiub@pld.ttu.ee Design for Testability Lectures Testability of Digital Systems Design for Testability Methods BIST/BISD Practical Works Two laboratory works Course
More informationTEST PATTERN GENERATION USING PSEUDORANDOM BIST
TEST PATTERN GENERATION USING PSEUDORANDOM BIST GaneshBabu.J 1, Radhika.P 2 PG Student [VLSI], Dept. of ECE, SRM University, Chennai, Tamilnadu, India 1 Assistant Professor [O.G], Dept. of ECE, SRM University,
More informationControlled Transition Density Based Power Constrained Scan-BIST with Reduced Test Time. Farhana Rashid
Controlled Transition Density Based Power Constrained Scan-BIST with Reduced Test Time by Farhana Rashid A thesis submitted to the Graduate Faculty of Auburn University in partial fulfillment of the requirements
More informationSoft Computing Approach To Automatic Test Pattern Generation For Sequential Vlsi Circuit
Soft Computing Approach To Automatic Test Pattern Generation For Sequential Vlsi Circuit Monalisa Mohanty 1, S.N.Patanaik 2 1 Lecturer,DRIEMS,Cuttack, 2 Prof.,HOD,ENTC, DRIEMS,Cuttack 1 mohanty_monalisa@yahoo.co.in,
More informationDiagnosis of Resistive open Fault using Scan Based Techniques
Diagnosis of Resistive open Fault using Scan Based Techniques 1 Mr. A. Muthu Krishnan. M.E., (Ph.D), 2. G. Chandra Theepa Assistant Professor 1, PG Scholar 2,Dept. of ECE, Regional Office, Anna University,
More informationAt-speed testing made easy
At-speed testing made easy By Bruce Swanson and Michelle Lange, EEdesign.com Jun 03, 2004 (5:00 PM EDT) URL: http://www.eedesign.com/article/showarticle.jhtml?articleid=21401421 Today's chip designs are
More informationAt-speed Testing of SOC ICs
At-speed Testing of SOC ICs Vlado Vorisek, Thomas Koch, Hermann Fischer Multimedia Design Center, Semiconductor Products Sector Motorola Munich, Germany Abstract This paper discusses the aspects and associated
More informationHigh-Frequency, At-Speed Scan Testing
High-Frequency, At-Speed Scan Testing Xijiang Lin, Ron Press, Janusz Rajski, Paul Reuter, Thomas Rinderknecht, Bruce Swanson, and Nagesh Tamarapalli Mentor Graphics Editor s note: At-speed scan testing
More informationNovel Correction and Detection for Memory Applications 1 B.Pujita, 2 SK.Sahir
Novel Correction and Detection for Memory Applications 1 B.Pujita, 2 SK.Sahir 1 M.Tech Research Scholar, Priyadarshini Institute of Technology & Science, Chintalapudi, India 2 HOD, Priyadarshini Institute
More informationPower Optimization of Linear Feedback Shift Register (LFSR) using Power Gating
Power Optimization of Linear Feedback Shift Register (LFSR) using Rebecca Angela Fernandes 1, Niju Rajan 2 1Student, Dept. of E&C Engineering, N.M.A.M Institute of Technology, Karnataka, India 2Assistant
More informationBased on slides/material by. Topic 14. Testing. Testing. Logic Verification. Recommended Reading:
Based on slides/material by Topic 4 Testing Peter Y. K. Cheung Department of Electrical & Electronic Engineering Imperial College London!! K. Masselos http://cas.ee.ic.ac.uk/~kostas!! J. Rabaey http://bwrc.eecs.berkeley.edu/classes/icbook/instructors.html
More informationAN EFFICIENT LOW POWER DESIGN FOR ASYNCHRONOUS DATA SAMPLING IN DOUBLE EDGE TRIGGERED FLIP-FLOPS
AN EFFICIENT LOW POWER DESIGN FOR ASYNCHRONOUS DATA SAMPLING IN DOUBLE EDGE TRIGGERED FLIP-FLOPS NINU ABRAHAM 1, VINOJ P.G 2 1 P.G Student [VLSI & ES], SCMS School of Engineering & Technology, Cochin,
More informationALONG with the progressive device scaling, semiconductor
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 57, NO. 4, APRIL 2010 285 LUT Optimization for Memory-Based Computation Pramod Kumar Meher, Senior Member, IEEE Abstract Recently, we
More informationLogic BIST Architecture Using Staggered Launch-on-Shift for Testing Designs Containing Asynchronous Clock Domains
2010 25th International Symposium on Defect and Fault Tolerance in VLSI Systems Logic BIST Architecture Using Staggered Launch-on-Shift for Testing Designs Containing Asynchronous Clock Domains Shianling
More informationImplementation of Memory Based Multiplication Using Micro wind Software
Implementation of Memory Based Multiplication Using Micro wind Software U.Palani 1, M.Sujith 2,P.Pugazhendiran 3 1 IFET College of Engineering, Department of Information Technology, Villupuram 2,3 IFET
More informationLFSR TEST PATTERN FOR FAULT DETECTION AND DIAGNOSIS FOR FPGA CLB CELLS
LFSR TEST PATTERN FOR FAULT DETECTION AND DIAGNOSIS FOR FPGA CLB CELLS Fazal Noorbasha, K. Harikishore, Ch. Hemanth, A. Sivasairam, V. Vijaya Raju Department of ECE, KL University, Vaddeswaram, Guntur
More informationCell-Aware Fault Analysis and Test Set Optimization in Digital Integrated Circuits
Southern Methodist University SMU Scholar Computer Science and Engineering Theses and Dissertations Computer Science and Engineering Spring 5-19-2018 Cell-Aware Fault Analysis and Test Set Optimization
More informationBIST-Based Diagnostics of FPGA Logic Blocks
To appear in Proc. International Test Conf., Nov. 1997 BIST-Based Diagnostics of FPGA Logic Blocks Charles Stroud, Eric Lee, Dept. of Electrical Engineering University of Kentucky and Miron Abramovici
More informationA video signal processor for motioncompensated field-rate upconversion in consumer television
A video signal processor for motioncompensated field-rate upconversion in consumer television B. De Loore, P. Lippens, P. Eeckhout, H. Huijgen, A. Löning, B. McSweeney, M. Verstraelen, B. Pham, G. de Haan,
More informationThis Chapter describes the concepts of scan based testing, issues in testing, need
Chapter 2 AT-SPEED TESTING AND LOGIC BUILT IN SELF TEST 2.1 Introduction This Chapter describes the concepts of scan based testing, issues in testing, need for logic BIST and trends in VLSI testing. Scan
More informationFOR A DISSERTATION SUBMITTED TO THE DEPARTMENT OF ELECTRICAL ENGINEERING AND THE COMMITTEE ON GRADUATE STUDIES OF STANFORD UNIVERSITY
DETERMINISTIC BUILT-IN SELF TEST FOR DIGITAL CIRCUITS A DISSERTATION SUBMITTED TO THE DEPARTMENT OF ELECTRICAL ENGINEERING AND THE COMMITTEE ON GRADUATE STUDIES OF STANFORD UNIVERSITY IN PARTIAL FULFILLMENT
More informationUnit 8: Testability. Prof. Roopa Kulkarni, GIT, Belgaum. 29
Unit 8: Testability Objective: At the end of this unit we will be able to understand Design for testability (DFT) DFT methods for digital circuits: Ad-hoc methods Structured methods: Scan Level Sensitive
More informationPower Problems in VLSI Circuit Testing
Power Problems in VLSI Circuit Testing Farhana Rashid and Vishwani D. Agrawal Auburn University Department of Electrical and Computer Engineering 200 Broun Hall, Auburn, AL 36849 USA fzr0001@tigermail.auburn.edu,
More informationComparative Analysis of Stein s. and Euclid s Algorithm with BIST for GCD Computations. 1. Introduction
IJCSN International Journal of Computer Science and Network, Vol 2, Issue 1, 2013 97 Comparative Analysis of Stein s and Euclid s Algorithm with BIST for GCD Computations 1 Sachin D.Kohale, 2 Ratnaprabha
More informationPowerful Software Tools and Methods to Accelerate Test Program Development A Test Systems Strategies, Inc. (TSSI) White Paper.
Powerful Software Tools and Methods to Accelerate Test Program Development A Test Systems Strategies, Inc. (TSSI) White Paper Abstract Test costs have now risen to as much as 50 percent of the total manufacturing
More informationBUILT-IN SELF-TEST BASED ON TRANSPARENT PSEUDORANDOM TEST PATTERN GENERATION. Karpagam College of Engineering,coimbatore.
Volume 118 No. 20 2018, 505-509 ISSN: 1311-8080 (printed version); ISSN: 1314-3395 (on-line version) url: http://www.ijpam.eu ijpam.eu BUILT-IN SELF-TEST BASED ON TRANSPARENT PSEUDORANDOM TEST PATTERN
More informationEvaluating BIST Architectures for Low Power
Evaluating BIST Architectures for Low Power C.P. Ravikumar Department of Electrical Engineering Indian Institute of Technology New Delhi 110016 rkumar@ee.iitd.ernet.in N. Satya Prasad * Cadence India NEPZ,
More informationGated Driver Tree Based Power Optimized Multi-Bit Flip-Flops
International Journal of Emerging Engineering Research and Technology Volume 2, Issue 4, July 2014, PP 250-254 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) Gated Driver Tree Based Power Optimized Multi-Bit
More informationA Novel Method for UVM & BIST Using Low Power Test Pattern Generator
A Novel Method for UVM & BIST Using Low Power Test Pattern Generator Boggarapu Kantha Rao 1 ; Ch.swathi 2 & Dr. Murali Malijeddi 3 1 HOD &Assoc Prof, Medha Institute of Science and Technology for Women
More informationComparing Functional and Structural Tests
Comparing Functional and Structural Tests Peter Maxwell, Ismed Hartanto and Lee Bentz Imaging Electronics Division Agilent Technologies ABSTRACT This paper describes an experimental study to understand
More informationVLSI Technology used in Auto-Scan Delay Testing Design For Bench Mark Circuits
VLSI Technology used in Auto-Scan Delay Testing Design For Bench Mark Circuits N.Brindha, A.Kaleel Rahuman ABSTRACT: Auto scan, a design for testability (DFT) technique for synchronous sequential circuits.
More informationAn Efficient High Speed Wallace Tree Multiplier
Chepuri satish,panem charan Arur,G.Kishore Kumar and G.Mamatha 38 An Efficient High Speed Wallace Tree Multiplier Chepuri satish, Panem charan Arur, G.Kishore Kumar and G.Mamatha Abstract: The Wallace
More informationRSIC Generation: A Solution for Logic BIST
RSIC Generation: A Solution for Logic BIST R. David 1, P. Girard 2, C. Landrault 2, S. Pravossoudovitch 2, A. Virazel 2 1 Laboratoire d Automatique de Grenoble, BP 46, 38402 St-Martin-d'Hères, France Rene.David@inpg.fr
More informationROM MEMORY AND DECODERS
ROM MEMORY AND DECODERS INEL427 - Spring 22 RANDOM ACCESS MEMORY Random Access Memory (RAM) read and write memory volatile Static RAM (SRAM) store information as long as power is applied will not lose
More informationFinal Exam CPSC/ECEN 680 May 2, Name: UIN:
Final Exam CPSC/ECEN 680 May 2, 2008 Name: UIN: Instructions This exam is closed book. Provide brief but complete answers to the following questions in the space provided, using figures as necessary. Show
More informationEvaluation of Fibonacci Test Pattern Generator for Cost Effective IC Testing
Evaluation of Fibonacci Test Pattern Generator for Cost Effective IC Testing Md. Tanveer Ahmed, Liakot Ali Department of Information and Communication Technology Institute of Information and Communication
More informationDETERMINISTIC SEED RANGE AND TEST PATTERN DECREASE IN LOGIC BIST
DETERMINISTIC SEED RANGE AND TEST PATTERN DECREASE IN LOGIC BIST PAVAN KUMAR GABBITI 1*, KATRAGADDA ANITHA 2* 1. Dept of ECE, Malineni Lakshmaiah Engineering College, Andhra Pradesh, India. Email Id :pavankumar.gabbiti11@gmail.com
More informationDesign and Implementation of Low Power Linear Feedback Shift Segisters for Vlsi Application
24 Design and Implementation of Low Power Linear Feedback Shift Segisters for Vlsi Application 1. A.V.PRABU 2.T.APPA RAO 3. TUSHAR KANT PANDA 4.PADMINI MISHRA 5. L.SIVA PRASAD 6.R.DHAMODHARAN ABSTRACT:
More informationCounters. The simplest circuit for binary counting is a multibit divider.
Counters The simplest circuit for binary counting is a multibit divider. +5 CL 0 1 2 3 Each bit toggles on the downward edge of the preceding bit. The timing is asynchronous. This particular circuit is
More informationQuiz #4 Thursday, April 25, 2002, 5:30-6:45 PM
Last (family) name: First (given) name: Student I.D. #: Circle section: Hu Saluja Department of Electrical and Computer Engineering University of Wisconsin - Madison ECE/CS 352 Digital System Fundamentals
More informationA Low Power Delay Buffer Using Gated Driver Tree
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) ISSN: 2319 4200, ISBN No. : 2319 4197 Volume 1, Issue 4 (Nov. - Dec. 2012), PP 26-30 A Low Power Delay Buffer Using Gated Driver Tree Kokkilagadda
More informationControlling Peak Power During Scan Testing
Controlling Peak Power During Scan Testing Ranganathan Sankaralingam and Nur A. Touba Computer Engineering Research Center Department of Electrical and Computer Engineering University of Texas, Austin,
More informationSynthesis Techniques for Pseudo-Random Built-In Self-Test Based on the LFSR
Volume 01, No. 01 www.semargroups.org Jul-Dec 2012, P.P. 67-74 Synthesis Techniques for Pseudo-Random Built-In Self-Test Based on the LFSR S.SRAVANTHI 1, C. HEMASUNDARA RAO 2 1 M.Tech Student of CMRIT,
More informationAnalysis of Low Power Test Pattern Generator by Using Low Power Linear Feedback Shift Register (LP-LFSR)
Analysis of Low Power Test Pattern Generator by Using Low Power Linear Feedback Shift Register (LP-LFSR) Nelli Shireesha 1, Katakam Divya 2 1 MTech Student, Dept of ECE, SR Engineering College, Warangal,
More information