Power Analysis of Double Edge Triggered Flip-Flop using Signal Feed-Through Technique
|
|
- Helena Page
- 5 years ago
- Views:
Transcription
1 Power Analysis of Double Edge Triggered Flip-Flop using Signal Feed-Through Technique Pragati Gupta 1, Dr. Rajesh Mehra 2 M.E. Scholar 1, Associate Professor 2 Department of Electronic and Communication Engineering NITTTR, Chandigarh ABSTRACT: For VLSI circuit applications Power consumption of the circuit is most crucial factor. In this brief, Explicit type pulse trigger flip flop is implemented using the cadence tool at CMOS 90nm Technology. This paper works in 1V supply voltage to optimize the size of gate terminal for low power dissipation. This Explicit type flip-flop use an explicit source for pulse generation that is double edge trigger pulse generator, that require half of clock frequency than single edge trigger pulse generator. The proposed a new Double Edge Triggered pulse generator, which is suitable for low power applications. The Pulse generation logic used is shared for many numbers of flip flop at a time this shows result in reduction of power. If any circuit dissipates low power means heat generation of that circuit is also low that increase durability of that circuit, which is achieved in this paper. Keywords - Flip-flop, power dissipation, pulse generation and VLSI. I. INTROUCTION Digital electronics use digital signal or can say that discrete value of continuous signals and these continuous signals are called analog signals. The digital signal is having two states, mainly 0 or 1, where one represents a high logic and 0 represents low logic. Digital signals are more advantageous than analog signals as they are from noise. When digital are transmitted no degradation of transmitted signal occur through noise as occur in analog signals. For example, continuous signals, i.e. audio signals are transmitted in the form of 0 and 1, then these signals are reconstructed without degradation of noise. When digital signals are represented by more binary digit, then performance is better than the low digits. Digital circuits are constructed by small logic circuit means by using logic gates that are helpful to create combinational logic. Electrically controlled switches use maximum time for the creation of logic gate, most commonly transistors are used previously. The output of one logic gate is working as input to other logic gate or can say feedback to it for controlling. Multiple transistors are fabricated on single silicon chip to form integrated circuit as this is the simplest and less exclusive way to form logic gates. Enginners design integrated circuits by automation software by taking these requirements and perform functions [1]. Digital systems are divided into two types first is combinational system and second is sequential system. When same input are given to the combinational circuit then same output is obtained. It is a simple representation of logic functions. When feedback is applied to the combinational circuit then these circuits are called sequential circuit. This will have to perform logic operations and make it useful digital world. The simplest example of sequential circuits are flip-flops, a device that characterizes a digit that is binary or called bit. Finite state machines is basic sequential machine. This is the method design by engineers to judge the system performance and test it for simulation, this will be done deprived of allowing for all the facts of the logic functions. Sequential systems are divided into two classes. One is synchronous system and another is asynchronous systems. When clock signals state change then the state of synchronous sequential system will change all at one time [2]. When input changes at any time that change will reflect at the output an asynchronous system. Design of Synchronous sequential logic are use of thrivingcategorized asynchronous sequential circuits as flipflops, in which changes occur only when the clock pulse change or varied, and which have cautiously considered timing margins. The synchronous state machine are implemented in simple way by divide it into two categories one combinational logic and another set of flip flops that is named a "state register." The state register will take the feedback signal that generate from the previous input state as the clock signal arrive and send back to the unchanging input to the combinational part of the state machine. For most of the time intervening calculation fastest rate of clock is settled in the combinational logic. State register is used for the representation of binary number. Numbers are given to every state in state register, so the states of state machine are easy to manage then next state in combinational logic is produce by the logic function [3]. ISSN: Page 204
2 Mostly all types of digital machines are synchronous because of the simplicity of the synchronous designs and easy verification. As we know there are two types of logic synchronous and asynchronous, asynchronous design is better because of the speed in this design is not forced by an random clock. Instead, maximum speed of logic gate is obtained. Asynchronous system is faster by using faster parts. Many times synchronous systems needs asynchronous systems externally for faster operation. These types of circuits are asynchronous in their design. Examples of such types of circuit which includes synchronizers are flip-flops, switches etc [4]. Designing of asynchronous logic circuits are hard because their logic components are difficult to design in which timing is most considering factor in all possible states. Generally used method for this is to make a table containing information of time and adjust all these circuits to decrease the number of states [5]. After all this circuit is forced by the designer to wait for compatible state this is called resynchronization. If all these design strategy are not adopted then the design produce asynchronous design logic and astable states. This type of results are called real electronics because of delay caused by small disparities in the values of electronic components. A flip-flop is a circuit that consist two stable states and similarly latch that also have two states, both are used to store information of state. A flip-flop have one or two output and its circuit can be finished to vary state by signals applied to one control inputs or more then one. The flip-flop is the fundamental storage element if talked about sequential logic family. Flip-flops consist main applications areas similarly latches in computer area, communications purpose, and former types of systems. Flip-flops and latches are generally used as data storage [1]. A flipflop stores a single bit of data; one of its two states represents a "one" and the other represents a "zero". Such data its storage is used for storage of state and circuit is defined as sequential logic. If talk about finite-state machine, the output of FSM and its next state depend not only on its current input. Its other uses are for counting of pulses, and for synchronizing variably-timed input signals to some reference timing signal. When discussed about clocked signals and circuit it is easy to replace the term flip-flop, and the simple circuit are called latches [3]. For high speed applications as well as low power operations Pulse-triggered FF (P-FF) has been measured a popular alternate to the conventional master slave-based FF. A key design experiment of the electronics industry is the overall power dissipation of integrated circuits (ICs).The most power consuming system is the clock system, which involves of the clock distribution network and sequential elements (flip-flops and latches in a VLSI system, consist for 35% to 65% of the total power dissipation in a system [5]. Consequently, Total power consumed by flip flop is directly affected by the power consumed by these components. The clock drivers consume a large portion of on chip power. While designing a clock system we must be cautious to reduce clock load. Circuit simplicity is not only the speed advantage but for the clock tree system it also help in decreasing the consumed power by the system. [6] II. PULSE TRIGGER FLIP FLOP Explicit type source is used in P-FF for pulse generation which consist for strobe signs and a latch signals on behalf of data storage. Meanwhile pulse width of activating pulses produced on the conversion edges of the clock signal are very thin, the latch works as an edge-triggered FF. In master slave configuration two latches are used.the complication of a P-FF is abridged from masterslave, as it consist only one latch, that is needed. Borrowing of time across clock cycle is also need full. Not only these benefits Pulse clock dissemination net requires pulse generation circuitry for subtle pulse width regulator in the aspect of development dissimilarity [4]. On the technique of pulse generation, P-FF designs can be defined as implicit or explicit [6]. In implicit-type P-FF, no external pulse generator circuit, and no exterior pulse signals are produced. In an explicit-type P-FF, PG is not a part of design, pulse of Numerous classes of FFs had been anticipated to realize a favorite energy and delay adjustment and subject on the structures of the submission (high swiftness and low energy etc.) [7]. The choice of flip flop used for particular on application is very difficult task, so is their assortment, as it depends upon transistors sizing and already existing designs. In precise, an appropriate size and choice of methodology is important to get unfailing results that are used in real-world designs. As in explicit type P-FF pulse generator are separate from the design,but this design better in terms of delay But is talk about, implicit type P-FFs, they gives more power advantage. Nevertheless, Longer discharging path occur in these circuits, so that characteristics of time are low-grade [8, 9]. This type of logic separation provide better speed that occur from latch design FF. If the shearing of pulse generator is used that is the input source then the power consumption and complexity of circuit can be exceptionally reduced. III. PROPOSED DESIGN SIMULATION All type of flip flop that are developed previously by different technique [2, 3], suffers from worst case ISSN: Page 205
3 timing occurring at 0 to 1 data stuck when transitions occur from 1 to 0 or 0 to 1, the proposed explicit type pulse triggered flip-flop design will use a signal feed-through technique to improve this type of discharging path problem, that is basically a delay. For this double edge triggered pulse generator is used as input source [10]. As in SCDFF design, the DETPFF design also use a static latch structure to avoid superfluous switching at an node x,as show in output waveform of figure 7.In this design a pull-up pmos transistor P1is used that is having weedy pull up with ground is on gate terminal and it is a first stage. Second, a pass transistor that is controlled by the pulse clock that is directly connected to input data pulse is comprised therefore input data can directly drive node Q of the latch directly that s by it is called that the design is constructed by signal feed through scheme. Data transition delay is also shorten up by pulled the main node level [11]. The transistor behind the x node is provides a discharging path. Thus this transistor have dual fold, i.e., it provides extra lashing to node Q during 0 to 1 data transitions, and discharging node x d when 1 to 0 data transitions occur [1]. This the one extra component introduced is an nmos pass transistor to support signal feed through. All design encounter the problem of 0 to 1 delay is improved by this signal feed through scheme. With regards to other P-FF designs the proposed design shows the most balanced delay behaviors.[12, 13] The proposed design i.e dual edge-triggered P-flipflops will help to decrease the clock frequency to half that of the old design which used single edgetriggered pulse generator for the flip-flops, while continuing the same data output. In fact, the dualedge triggered flip-flop involves lower clock frequency than the single-edge triggered flip-flop and to accomplish analogous performance. At the half of clock frequency the dual edge triggered flip flop gives the same data output of single edge-trigger flip-flop gives, So the proposed design gives power economical circuit. Firstly the performance of existing flip-flop design is evaluated,the existing flip-flop designs are explicit-data Close to Output, Static Conditional Discharge Flip-Flop, CDFF and pulse triggered flip flop using signal feed through scheme. By the performance evaluation that is already done before[1],it is clear that P-FF design using signal feed through scheme gives lowest power. This paper compared the performance in terms of power by the existing flip-flop design and proposed flip-flop design.the existing flip flop design is explicit type pulse trigger flip flop, which use a pulse generator that is a single edge trigger pulse generator, But in proposed design double edge triggered pulse generator is used in which Both positive and negative edges are used to sample the D input at alternative clock edges [14]. Fig.1: Schematic of single edge pulse generator Fig. 2:Schematic of double edge pulse generator As in the single-edge triggered pulse generator NAND logic is used that gives output at the rise edge of the clock. Whereas the output takes the value of the input that is the clock pulse that contain 40ns pulse width in dual-edge triggered FF at both the rising edge and falling edge of the clock. The change in the output occurs only at the edge of clock, and if the input changes at other times, the output will be same. So in this paper first the input sources are designed that are pulse generator single edge triggered and double edge triggered. Double edge triggered pulse generator is designed using NMOS and operating voltage is 1V, and it consist 5 inverters Fig.3: O/p Waveform of single edge pulse generator ISSN: Page 206
4 Fig.4:O/p Waveform of double edge pulse generator The output waveform of pulse generator shown above, that indicates that pulse is obtained in double edge trigger flip flop at together rising edge of clock pulse and falling edge of clock pulse in comparison to single edge trigger pulse generator generate pulse only rising edge of clock and it will share in a group of various transistor. Fig.6: O/P waveform of single edge trigger flip-flop The virtuoso is used as a simulation tool and target technology is the 90-nm CMOS. The design specification for pulse generator logic with pulse width of of 80 ps in pulse width. The pulse producers can do its job properly in all aspects to process bends with respect to the latch structures. Each P-FF design is good in performance when subject to the dissipation power of the circuit and power delay product. Fig.5: Schematic of Single edge trigger flip-flop In figure 5 schematic of explicit type pulse trigger flip-flop shown, which made up using cadence tool at 90 nm CMOS technology. In this circuit input source is single edge pulse generator circuit and circuit will work as edge is occur at the rising edge of clock pulse. Fig.7: Schematic of proposed flip-flop Proposed design performance has been evaluated at 1V and 5V, and checked its characteristics, that gives decrement in power from 1V to 5V then power will be constant at higher voltages. Frequency are ISSN: Page 207
5 500MHz and noise is calculated by setting the frequency range till 1GHz. Fig.10: DC Characteristics of Proposed flip-flop Fig.8: Transfer curve of proposed flip-flop at 1V Transfer characteristics are plotted by setting input pulses. Firstly rising and falling edges are decided at 20ps and delay at 0. Pulse width selected according to the input voltage and sources of input, it also depends on circuit specification. So the pulse width is 80 ns and period is 40 ns. The design provides output by giving pulse to input source, that firstly designed for start the operation, for fair comparisons the power consumption of the data input. Schematic of both the design shown above having different input source, One in existing design operates on single pulse on rising edge of clock and the second schematic of proposed design works on dual pulse occurs on rising and falling edge of clock and saves half of the clock frequency. DC characteristics are shown of both the design which are necessary for the power calculation. IV. RESULT ANALYSIS Table 1 displays the comparison of power for proposed design and design of flip flop using single edge trigger pulse generator, at 90NM technology power of both the circuits are compared. Table 1: Comparison table for power Parameters Single edge trigger flipflop Proposed Design Power 5.437µW 4.73 µw Technology 90n.m 90nm Fig.9: DC Characteristics of Single edge flip-flop Transistors Counts Rising Edge Single Double ISSN: Page 208
6 single edge trigger flipflop proposed flip flop Fig.11: Comparison Chart of power After analysis of power performances, it is clear that power obtain from the proposed flip-flop design is less in comparison to the single edge trigger explicit type flip-flop design. Power degeneracy is an key factor to decide the circuit reliability and durability. As figure 11 displays the power dissipation of proposed double edge trigger flip-flop is less than the single edge trigger flip-flop, so that heat dissipation is also low and this condition avoid the circuit breakdown. V. CONCLUSION Flip flop are the important element when design the synchronous circuit. So that whole performance of synchronous circuit is directly depend on the flipflop circuit. The main elements which calculate the performances of the flip-flops and effect efficiency of synchronous circuit are power, delay, area and noise. So from these objectives this paper reveals the analysis and comparison of single edge trigger and double edge trigger flip-flop design. As the proposed design is modified so it gives better result and boost up the speed of the circuit by reducing the discharging path problem. Comparison is done on the basis of power. Double edge trigger explicit type flip-flop are require half of frequency as well as require a smaller amount of power than the single edge trigger flip-flop. Power consumption is proposed design then the single edge trigger flipflop. The power of proposed design is 13.3% less than the existing design. So this proposed design reducing the power with same transistor count. REFERENCES [1] Namrata Rapartiwar, Vinod Kapse, Tarun kumar Sahu, Performance Analysis Of Double Edge triggered D flip flop, International Journal of Advanced Research in Computer Engineering & Technology (IJARCET), Volume 3 Issue 5, pp , May [2] Peiyi Zhao, Jason Mcneely, Weidong Kuang, Nan Wang, And Zhongfeng Wang, Design Of Sequential Elements For Low Power Clocking System, IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Volume 19, No. 5, pp , May [3] David Rennie, DavidLi, Manoj Sachdev, Bharat L. Bhuva, Srikanth Jagannathan, ShiJieWen, and Richard Wong, Performance, Metastability, and Soft-Error Robustness Tradeoffs for Flip-Flops in 40 nm CMOS, IEEE Transactions On Circuits And Systems I, Volume 59, No. 8,pp , August [4] Massimo Alioto, Elio Consoli, and Gaetano Palumbo, Analysis and Comparison in the Energy-Delay-Area Domain of Nanometer CMOS Flip-Flops: Part I Methodology and Design Strategies IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Volume 19, No. 5, May [5] Ch.Sreedhar1, K Mariya Priyadarshini, Low Power and Reduce Area Dual Edge Pulse Triggered Flip-Flop Based on Signal Feed-Through Scheme, International Journal of Advanced Research in Electronics and Communication Engineering (IJARECE),Volume 3, Issue 11, pp , November [6] P. Zhao, J. McNeely, S. Venigalla, G. P. Kumar, M. Bayoumi, N. Wang, and L. Downey, Clocked-pseudo-NMOS flip-flops for level conversion in dual supply systems, IEEE Transaction on Very Large Scale Integr. (VLSI) Syst., Volume 17, No. 9, pp , Sep [7] M.-W. Phyu, W.-L. Goh, and K.-S. Yeo, A low-power static dual edge triggered flip-flop using an output-controlled discharge configuration, in Proc. IEEE Int. Symposium Circuits System, pp , May [8] Upwinder Kaur and Rajesh Mehra, Low Power CMOS Counter using clock gated flip flop,international journal of Engineering and Advanced Technology,Vol-2,Issue-4,pp ,April,2013 [9] Jyothi Bandi, K. Rakesh, Explicit Pulse Triggered Flip Flop Design based on a Signal Feed-Through Scheme, International Journal of Soft Computing and Engineering (IJSCE), ISSN: , Volume 4,Issue-5, November [10] Visvesh S. Sathe, Jerry C. Kao, And Marios C. Papaef thymiou, Resonant-Clock Latch-Based Design, IEEE Journal Of Solid-State Circuits, Volume 43, No. 4, pp , April [11] Peiyi Zhao, Tark K. Darwish, And Magdy A. Bayoumi, High-Performance And Low-Power Conditional Discharge Flip- Flop IEEE Transactions On Very Large Scale Integration (VLSI) Systems, vol. 12, no. 5,pp , May [12] Xiaowen Wang and William H. Robinson, A Low-Power Double Edge-Triggered Flip-Flop With Transmission Gates And Clock Gating, IEEE Conference, pp , [13]Upwinder Kaur and Rajesh Mehra, Optimization of C,OS 8- bit Counter using SLA and Clock Gating Technique,International Journal of Recent Technology and Engineering, Vol -3 Issue -5, pp , July [14] Tania Gupta, Dr. Rajesh Mehra, Low power explicit pulsed conditional discharge double edge triggered flip-flop, International Journal of Scientific and Engineering Research, Vol. 3, Issue 11, pp-1-6, November AUTHORS Pragati Gupta received the Bachelors of Technology degree in Electronics and Communication Engineering from Moradabad Institute of Technology, UPTU, Moradabad, India in 2010, and she is pursuing Masters of Engineering degree in Electronics and Communication Engineering from National Institute of Technical Teachers Training & Research, Panjab University, Chandigarh, India. She is an Assistant Professor with the Department of Electronics & Communication Engineering, ISSN: Page 209
7 Moradabad Institute of Technology, Moradabad, India. Her current research and teaching interests are in Digital electronics and VLSI. Dr. Rajesh Mehra: Dr. Mehra is currently associated with Electronics and Communication Engineering Department of National Institute of Technical Teachers Training & Research, Chandigarh, India since He has earned his Doctor of Philosophy in Engineering & Technology and Master of Engineering from Panjab University, Chandigarh, India. He has completed his Bachelor of Technology from NIT, Jalandhar, India. Dr. Mehra has 20 years of academic and research experience. He has more than 350 papers to his credit which are published in refereed International Journals and Conferences. Dr. Mehra has guided 80 ME thesis and he is also guiding 02 PhD scholars. He has also authored one book on PLC & SCADA and developed 06 video films in VLSI area. His research areas are Advanced Digital Signal Processing, VLSI Design, FPGA System Design, Embedded System Design, and Wireless & Mobile Communication. Dr. Mehra is member of IEEE and ISTE. ISSN: Page 210
Clock Branch Shearing Flip Flop Based on Signal Feed Through Technique
Clock Branch Shearing Flip Flop Based on Signal Feed Through Technique Pragati Gupta 1, Dr. Rajesh Mehra 2 M.E. Scholar 1, Associate Professor Department of Electronic and Communication Engineering NITTTR,
More informationDESIGN OF DOUBLE PULSE TRIGGERED FLIP-FLOP BASED ON SIGNAL FEED THROUGH SCHEME
Scientific Journal Impact Factor (SJIF): 1.711 e-issn: 2349-9745 p-issn: 2393-8161 International Journal of Modern Trends in Engineering and Research www.ijmter.com DESIGN OF DOUBLE PULSE TRIGGERED FLIP-FLOP
More informationParametric Optimization of Clocked Redundant Flip-Flop Using Transmission Gate
Parametric Optimization of Clocked Redundant Flip-Flop Using Transmission Gate Sapna Sadhwani Student, Department of ECE Lakshmi Narain College of Technology Bhopal, India srsadhwani@gmail.comm Abstract
More informationPERFORMANCE ANALYSIS OF AN EFFICIENT PULSE-TRIGGERED FLIP FLOPS FOR ULTRA LOW POWER APPLICATIONS
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology ISSN 2320 088X IMPACT FACTOR: 5.258 IJCSMC,
More informationLOW POWER DOUBLE EDGE PULSE TRIGGERED FLIP FLOP DESIGN
INTERNATIONAL JOURNAL OF RESEARCH IN COMPUTER APPLICATIONS AND ROBOTICS ISSN 2320-7345 LOW POWER DOUBLE EDGE PULSE TRIGGERED FLIP FLOP DESIGN G.Swetha 1, T.Krishna Murthy 2 1 Student, SVEC (Autonomous),
More informationLow Power and Reduce Area Dual Edge Pulse Triggered Flip-Flop Based on Signal Feed-Through Scheme
Low Power and Reduce Area Dual Edge Pulse Triggered Flip-Flop Based on Signal Feed-Through Scheme Ch.Sreedhar 1, K Mariya Priyadarshini 2. Abstract: Flip-flops are the basic storage elements used extensively
More informationImprove Performance of Low-Power Clock Branch Sharing Double-Edge Triggered Flip-Flop
Sumant Kumar et al. 2016, Volume 4 Issue 1 ISSN (Online): 2348-4098 ISSN (Print): 2395-4752 International Journal of Science, Engineering and Technology An Open Access Journal Improve Performance of Low-Power
More informationLOW POWER LEVEL CONVERTING FLIP-FLOP DESIGN BY USING CONDITIONAL DISCHARGE TECHNIQUE
LOW POWER LEVEL CONVERTING FLIP-FLOP DESIGN BY USING CONDITIONAL DISCHARGE TECHNIQUE Keerthana S Assistant Professor, Department of Electronics and Telecommunication Engineering Karpagam College of Engineering
More informationDESIGN AND IMPLEMENTATION OF SYNCHRONOUS 4-BIT UP COUNTER USING 180NM CMOS PROCESS TECHNOLOGY
DESIGN AND IMPLEMENTATION OF SYNCHRONOUS 4-BIT UP COUNTER USING 180NM CMOS PROCESS TECHNOLOGY Yogita Hiremath 1, Akalpita L. Kulkarni 2, J. S. Baligar 3 1 PG Student, Dept. of ECE, Dr.AIT, Bangalore, Karnataka,
More informationA Low-Power CMOS Flip-Flop for High Performance Processors
A Low-Power CMOS Flip-Flop for High Performance Processors Preetisudha Meher, Kamala Kanta Mahapatra Dept. of Electronics and Telecommunication National Institute of Technology Rourkela, India Preetisudha1@gmail.com,
More informationdata and is used in digital networks and storage devices. CRC s are easy to implement in binary
Introduction Cyclic redundancy check (CRC) is an error detecting code designed to detect changes in transmitted data and is used in digital networks and storage devices. CRC s are easy to implement in
More informationA Power Efficient Flip Flop by using 90nm Technology
A Power Efficient Flip Flop by using 90nm Technology Mrs. Y. Lavanya Associate Professor, ECE Department, Ramachandra College of Engineering, Eluru, W.G (Dt.), A.P, India. Email: lavanya.rcee@gmail.com
More informationDesign And Analysis Of Implicit Pulsed Double Edge Triggered Clocked Latch For Low Power Applications
Design And Analysis Of Implicit Pulsed Double Edge Triggered Clocked Latch For Low Power Applications ¹GABARIYALA SABADINI C ²Dr. P. MANIRAJ KUMAR ³Dr. P.NAGARAJAN 1. PG scholar, VLSI design, Department
More informationLOW-POWER CLOCK DISTRIBUTION IN EDGE TRIGGERED FLIP-FLOP
LOW-POWER CLOCK DISTRIBUTION IN EDGE TRIGGERED FLIP-FLOP Rahul Yadav 1, Rahul Shrivastava 2, Vijay Yadav 3 1 M.Tech Scholar, 2 Asst. Prof., 3 Asst. Prof Department of Electronics and Communication Engineering,
More informationP.Akila 1. P a g e 60
Designing Clock System Using Power Optimization Techniques in Flipflop P.Akila 1 Assistant Professor-I 2 Department of Electronics and Communication Engineering PSR Rengasamy college of engineering for
More informationDesign of Low Power D-Flip Flop Using True Single Phase Clock (TSPC)
Design of Low Power D-Flip Flop Using True Single Phase Clock (TSPC) Swetha Kanchimani M.Tech (VLSI Design), Mrs.Syamala Kanchimani Associate Professor, Miss.Godugu Uma Madhuri Assistant Professor, ABSTRACT:
More informationHIGH PERFORMANCE AND LOW POWER ASYNCHRONOUS DATA SAMPLING WITH POWER GATED DOUBLE EDGE TRIGGERED FLIP-FLOP
HIGH PERFORMANCE AND LOW POWER ASYNCHRONOUS DATA SAMPLING WITH POWER GATED DOUBLE EDGE TRIGGERED FLIP-FLOP 1 R.Ramya, 2 C.Hamsaveni 1,2 PG Scholar, Department of ECE, Hindusthan Institute Of Technology,
More informationI. INTRODUCTION. Figure 1: Explicit Data Close to Output
Low Power Shift Register Design Based on a Signal Feed Through Scheme 1 Mr. G Ayappan and 2 Ms.P Vinothini, 1 Assistant Professor (Senior Grade), 2 PG scholar, 1,2 Department of Electronics and Communication,
More informationA NOVEL DESIGN OF COUNTER USING TSPC D FLIP-FLOP FOR HIGH PERFORMANCE AND LOW POWER VLSI DESIGN APPLICATIONS USING 45NM CMOS TECHNOLOGY
A NOVEL DESIGN OF COUNTER USING TSPC D FLIP-FLOP FOR HIGH PERFORMANCE AND LOW POWER VLSI DESIGN APPLICATIONS USING 45NM CMOS TECHNOLOGY Ms. Chaitali V. Matey 1, Ms. Shraddha K. Mendhe 2, Mr. Sandip A.
More informationDesign a Low Power Flip-Flop Based on a Signal Feed-Through Scheme
Design a Low Power Flip-Flop Based on a Signal Feed-Through Scheme Mayur D. Ghatole 1, Dr. M. A. Gaikwad 2 1 M.Tech, Electronics Department, Bapurao Deshmukh College of Engineering, Sewagram, Maharashtra,
More informationDesign of Low Power and Area Efficient Pulsed Latch Based Shift Register
Design of Low Power and Area Efficient Pulsed Latch Based Shift Register 1 ANUSHA KORE, 2 Dr. S.A.MUZEER Department of ECE Megha Institute of Engineering & Technology For women s Edulabad, Ghatkesar mandal,
More informationDESIGN AND ANALYSIS OF LOW POWER STS PULSE TRIGGERED FLIP-FLOP USING 250NM CMOS TECHNOLOGY
DESIGN AND ANALYSIS OF LOW POWER STS PULSE TRIGGERED FLIP-FLOP USING 250NM CMOS TECHNOLOGY 1 M.SRINIVAS, 2 K.BABULU 1 Project Associate JNTUK, 2 Professor of ECE Dept. JNTUK Email: srinivas.mattaparti@gmail.com,
More informationInternational Journal Of Global Innovations -Vol.6, Issue.I Paper Id: SP-V6-I1-P46 ISSN Online:
ANALYSIS OF LOW-POWER AND AREA-EFFICIENT SHIFT REGISTERS USING PULSED LATCH #1 GUNTI SUMANJALI, M.Tech Student, #2 V.SRIDHAR, Assistant Professor, Dept of ECE, MOTHER THERESSA COLLEGE OF ENGINEERING &
More informationLOW POWER HIGH PERFORMANCE PULSED FLIP FLOPS BASED ON SIGNAL FEED SCHEME
LOW POWER HIGH PERFORMANCE PULSED FLIP FLOPS BASED ON SIGNAL FEED SCHEME Juhi Rastogi 1, Vipul Bhatnagar 2 1,2 Department of Electronics and Communication, Inderprastha Enginering College, Ghaziabad (India)
More informationArea Efficient Pulsed Clock Generator Using Pulsed Latch Shift Register
International Journal for Modern Trends in Science and Technology Volume: 02, Issue No: 10, October 2016 http://www.ijmtst.com ISSN: 2455-3778 Area Efficient Pulsed Clock Generator Using Pulsed Latch Shift
More informationAn Optimized Implementation of Pulse Triggered Flip-flop Based on Single Feed-Through Scheme in FPGA Technology
An Optimized Implementation of Pulse Triggered Flip-flop Based on Single Feed-Through Scheme in FPGA Technology 1 S.MANIKANTA, PG Scholar in VLSI System Design, 2 A.M. GUNA SEKHAR Assoc. Professor, HOD,
More informationDesign of Pulse Triggered Flip Flop Using Conditional Pulse Enhancement Technique
Design of Pulse Triggered Flip Flop Using Conditional Pulse Enhancement Technique NAVEENASINDHU P 1, MANIKANDAN N 2 1 M.E VLSI Design, TRP Engineering College (SRM GROUP), Tiruchirappalli 621 105, India,2,
More informationLOW POWER AND AREA-EFFICIENT SHIFT REGISTER USING PULSED LATCHES
LOW POWER AND AREA-EFFICIENT SHIFT REGISTER USING PULSED LATCHES Mr. Nat Raj M.Tech., (Ph.D) Associate Professor ECE Department ST.Mary s College Of Engineering and Technology(Formerly ASEC),Patancheru
More informationAN EFFICIENT LOW POWER DESIGN FOR ASYNCHRONOUS DATA SAMPLING IN DOUBLE EDGE TRIGGERED FLIP-FLOPS
AN EFFICIENT LOW POWER DESIGN FOR ASYNCHRONOUS DATA SAMPLING IN DOUBLE EDGE TRIGGERED FLIP-FLOPS NINU ABRAHAM 1, VINOJ P.G 2 1 P.G Student [VLSI & ES], SCMS School of Engineering & Technology, Cochin,
More informationInternational Journal of Computer Trends and Technology (IJCTT) volume 24 Number 2 June 2015
Power and Area analysis of Flip Flop using different s Neha Thapa 1, Dr. Rajesh Mehra 2 1 ME student, Department of E.C.E, NITTTR, Chandigarh, India 2 Associate Professor, Department of E.C.E, NITTTR,
More informationPower Optimization Techniques for Sequential Elements Using Pulse Triggered Flip-Flops with SVL Logic
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) ISSN: 2319 4200, ISBN No. : 2319 4197 Volume 1, Issue 4 (Nov. - Dec. 2012), PP 31-36 Power Optimization Techniques for Sequential Elements Using Pulse
More informationDesign of Low Power Universal Shift Register
Design of Low Power Universal Shift Register 1 Saranya.M, 2 V.Vijayakumar, 3 T.Ravi, 4 V.Kannan 1 M.Tech-VLSI design, Sathyabama University, Jeppiaar Nagar, Rajiv Gandhi Salai, Chennai 119 2 Assistant
More informationAsynchronous Model of Flip-Flop s and Latches for Low Power Clocking
Asynchronous Model of Flip-Flop s and Latches for Low Power Clocking G.Abhinaya Raja & P.Srinivas Department Of Electronics & Comm. Engineering, Nimra College of Engineering & Technology, Ibrahimpatnam,
More informationA Novel Pass Transistor Logic Based Pulse Triggered Flip-flop with Conditional Enhancement
A Novel Pass Transistor Logic Based Pulse Triggered Flip-flop with Conditional Enhancement Shakthipriya.R 1, Kirthika.N 2 1 PG Scholar, Department of ECE-PG, Sri Ramakrishna Engineering College, Coimbatore,
More informationAbstract 1. INTRODUCTION. Cheekati Sirisha, IJECS Volume 05 Issue 10 Oct., 2016 Page No Page 18532
www.ijecs.in International Journal Of Engineering And Computer Science ISSN: 2319-7242 Volume 5 Issue 10 Oct. 2016, Page No. 18532-18540 Pulsed Latches Methodology to Attain Reduced Power and Area Based
More informationADVANCES in NATURAL and APPLIED SCIENCES
ADVANCES in NATURAL and APPLIED SCIENCES ISSN: 1995-0772 Published BY AENSI Publication EISSN: 1998-1090 http://www.aensiweb.com/anas 2016 April 10(4): pages 105-110 Open Access Journal Design and Performance
More informationEL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP. Due İLKER KALYONCU, 10043
EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP Due 16.05. İLKER KALYONCU, 10043 1. INTRODUCTION: In this project we are going to design a CMOS positive edge triggered master-slave
More informationDesign of Low Power Dual Edge Triggered Flip Flop Based On Signal Feed through Scheme
Design of Low Power Dual Edge Triggered Flip Flop Based On Signal Feed through Scheme S.Sujatha 1, M.Vignesh 2 and T.Kowsalya 3 PG Scholar [VLSI], Muthayammal Engineering College, Rasipuram, Namakkal,
More informationDesign of New Dual Edge Triggered Sense Amplifier Flip-Flop with Low Area and Power Efficient
Design of New Dual Edge Triggered Sense Amplifier Flip-Flop with Low Area and Power Efficient Ms. Sheik Shabeena 1, R.Jyothirmai 2, P.Divya 3, P.Kusuma 4, Ch.chiranjeevi 5 1 Assistant Professor, 2,3,4,5
More informationA Modified Static Contention Free Single Phase Clocked Flip-flop Design for Low Power Applications
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.8, NO.5, OCTOBER, 08 ISSN(Print) 598-657 https://doi.org/57/jsts.08.8.5.640 ISSN(Online) -4866 A Modified Static Contention Free Single Phase Clocked
More informationDesign and Analysis of Semi-Transparent Flip-Flops for high speed and Low Power Applications in Networks
IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331 PP 58-64 www.iosrjournals.org Design and Analysis of Semi-Transparent Flip-Flops for high speed and
More informationDesign and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset
Design and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset Course Number: ECE 533 Spring 2013 University of Tennessee Knoxville Instructor: Dr. Syed Kamrul Islam Prepared by
More informationDESIGN OF EFFICIENT SHIFT REGISTERS USING PULSED LATCHES 1 M. AJAY
DESIGN OF EFFICIENT SHIFT REGISTERS USING PULSED LATCHES 1 M. AJAY 2 G.SRIHARI 1 ajaymunagala.ajay@gmail.com 2 srihari.nan@gmail.com 1 PG Scholar,Dept of ECE, Sreenivasa Institute of Technology and Management
More informationNew Single Edge Triggered Flip-Flop Design with Improved Power and Power Delay Product for Low Data Activity Applications
American-Eurasian Journal of Scientific Research 8 (1): 31-37, 013 ISSN 1818-6785 IDOSI Publications, 013 DOI: 10.589/idosi.aejsr.013.8.1.8366 New Single Edge Triggered Flip-Flop Design with Improved Power
More informationDesign of a High Frequency Dual Modulus Prescaler using Efficient TSPC Flip Flop using 180nm Technology
Design of a High Frequency Dual Modulus Prescaler using Efficient TSPC Flip Flop using 180nm Technology Divya shree.m 1, H. Venkatesh kumar 2 PG Student, Dept. of ECE, Nagarjuna College of Engineering
More informationDual Edge Adaptive Pulse Triggered Flip-Flop for a High Speed and Low Power Applications
International Journal of Scientific and Research Publications, Volume 5, Issue 10, October 2015 1 Dual Edge Adaptive Pulse Triggered Flip-Flop for a High Speed and Low Power Applications S. Harish*, Dr.
More informationDesign of Shift Register Using Pulse Triggered Flip Flop
Design of Shift Register Using Pulse Triggered Flip Flop Kuchanpally Mounika M.Tech [VLSI], CMR Institute of Technology, Kandlakoya, Medchal, Hyderabad, India. G.Archana Devi Assistant Professor, CMR Institute
More informationNovel Design of Static Dual-Edge Triggered (DET) Flip-Flops using Multiple C-Elements
Available online at: http://www.ijmtst.com/ncceeses2017.html Special Issue from 2 nd National Conference on Computing, Electrical, Electronics and Sustainable Energy Systems, 6 th 7 th July 2017, Rajahmundry,
More informationAn FPGA Implementation of Shift Register Using Pulsed Latches
An FPGA Implementation of Shift Register Using Pulsed Latches Shiny Panimalar.S, T.Nisha Priscilla, Associate Professor, Department of ECE, MAMCET, Tiruchirappalli, India PG Scholar, Department of ECE,
More informationModified Ultra-Low Power NAND Based Multiplexer and Flip-Flop
IJSTE - International Journal of Science Technology & Engineering Volume 2 Issue 06 December 2015 ISSN (online): 2349-784X Modified Ultra-Low Power NAND Based Multiplexer and Flip-Flop Amit Saraswat Chanpreet
More informationHigh Frequency 32/33 Prescalers Using 2/3 Prescaler Technique
High Frequency 32/33 Prescalers Using 2/3 Prescaler Technique Don P John (School of Electrical Sciences, Karunya University, Coimbatore ABSTRACT Frequency synthesizer is one of the important element for
More informationEFFICIENT POWER REDUCTION OF TOPOLOGICALLY COMPRESSED FLIP-FLOP AND GDI BASED FLIP FLOP
EFFICIENT POWER REDUCTION OF TOPOLOGICALLY COMPRESSED FLIP-FLOP AND GDI BASED FLIP FLOP S.BANUPRIYA 1, R.GOWSALYA 2, M.KALEESWARI 3, B.DHANAM 4 1, 2, 3 UG Scholar, 4 Asst.Professor/ECE 1, 2, 3, 4 P.S.R.RENGASAMY
More informationINTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET)
INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) Proceedings of the 2 nd International Conference on Current Trends in Engineering and Management ICCTEM -2014 ISSN
More informationOptimized Design and Simulation of 4-Bit Johnson Ring Counter Using 90nm Technology
Optimized Design and Simulation of 4-Bit Johnson Ring Counter Using 90nm Technology Abhishek Rai 1, Rajesh Mehra 2 Electronics and Communication Engineering Department 1, 2, ME Scholar 1, Associate Professor
More informationTiming Error Detection: An Adaptive Scheme To Combat Variability EE241 Final Report Nathan Narevsky and Richard Ott {nnarevsky,
Timing Error Detection: An Adaptive Scheme To Combat Variability EE241 Final Report Nathan Narevsky and Richard Ott {nnarevsky, tomott}@berkeley.edu Abstract With the reduction of feature sizes, more sources
More informationLow-Power and Area-Efficient Shift Register Using Pulsed Latches
Low-Power and Area-Efficient Shift Register Using Pulsed Latches G.Sunitha M.Tech, TKR CET. P.Venkatlavanya, M.Tech Associate Professor, TKR CET. Abstract: This paper proposes a low-power and area-efficient
More informationComparative Analysis of low area and low power D Flip-Flop for Different Logic Values
The International Journal Of Engineering And Science (IJES) Volume 3 Issue 8 Pages 15-19 2014 ISSN (e): 2319 1813 ISSN (p): 2319 1805 Comparative Analysis of low area and low power D Flip-Flop for Different
More informationLOW POWER AND HIGH PERFORMANCE SHIFT REGISTERS USING PULSED LATCH TECHNIQUE
OI: 10.21917/ijme.2018.0088 LOW POWER AN HIGH PERFORMANCE SHIFT REGISTERS USING PULSE LATCH TECHNIUE Vandana Niranjan epartment of Electronics and Communication Engineering, Indira Gandhi elhi Technical
More informationLFSR Counter Implementation in CMOS VLSI
LFSR Counter Implementation in CMOS VLSI Doshi N. A., Dhobale S. B., and Kakade S. R. Abstract As chip manufacturing technology is suddenly on the threshold of major evaluation, which shrinks chip in size
More informationNovel Low Power and Low Transistor Count Flip-Flop Design with. High Performance
Novel Low Power and Low Transistor Count Flip-Flop Design with High Performance Imran Ahmed Khan*, Dr. Mirza Tariq Beg Department of Electronics and Communication, Jamia Millia Islamia, New Delhi, India
More informationCERTAIN PERFORMANCE INVESTIGATIONS OF VARIOUS PULSE TRIGGERED FLIP FLOPS
Volume 119 No. 15 2018, 437-455 ISSN: 1314-3395 (on-line version) url: http://www.acadpubl.eu/hub/ http://www.acadpubl.eu/hub/ CERTAIN PERFORMANCE INVESTIGATIONS OF VARIOUS PULSE TRIGGERED FLIP FLOPS R.MOHAN
More informationDIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP TECHNIQUE USED FOR LOW POWER CONSUMPTION IN CLOCKING SCHEME
DIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP TECHNIQUE USED FOR LOW POWER CONSUMPTION IN CLOCKING SCHEME Mr.N.Vetriselvan, Assistant Professor, Dhirajlal Gandhi College of Technology Mr.P.N.Palanisamy,
More informationComparison of Conventional low Power Flip Flops with Pulse Triggered Generation using Signal Feed through technique
Comparison of Conventional low Power Flip Flops with Pulse Triggered Generation using Signal Feed through technique 1 Inder Singh, 2 Vinay Kumar 1 M.tech Scholar, 2Assistant Professor (ECE) 1 VLSI Design,
More informationDESIGN AND ANALYSIS OF COMBINATIONAL CODING CIRCUITS USING ADIABATIC LOGIC
DESIGN AND ANALYSIS OF COMBINATIONAL CODING CIRCUITS USING ADIABATIC LOGIC ARCHITA SRIVASTAVA Integrated B.tech(ECE) M.tech(VLSI) Scholar, Jayoti Vidyapeeth Women s University, Rajasthan, India, Email:
More informationPower Optimization by Using Multi-Bit Flip-Flops
Volume-4, Issue-5, October-2014, ISSN No.: 2250-0758 International Journal of Engineering and Management Research Page Number: 194-198 Power Optimization by Using Multi-Bit Flip-Flops D. Hazinayab 1, K.
More informationDIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) LATCHES and FLIP-FLOPS
COURSE / CODE DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) LATCHES and FLIP-FLOPS In the same way that logic gates are the building blocks of combinatorial circuits, latches
More informationDESIGN OF A NEW MODIFIED CLOCK GATED SENSE-AMPLIFIER FLIP-FLOP
DESIGN OF A NEW MODIFIED CLOCK GATED SENSE-AMPLIFIER FLIP-FLOP P.MANIKANTA, DR. R. RAMANA REDDY ABSTRACT In this paper a new modified explicit-pulsed clock gated sense-amplifier flip-flop (MCG-SAFF) is
More informationInternational Journal of Scientific & Engineering Research, Volume 4, Issue 7, July ISSN
International Journal of Scientific & Engineering Research, Volume 4, Issue 7, July-2013 2413 Design of Low Power Clock Gated Sense Amplifier Flip Flop With SVL Circuit P. Sathees Kumar 1, Prof. R. Jagadeesan
More informationImplementation of New Low Glitch and Low Power dual Edge Triggered Flip-Flops Using Multiple C-Elements
Implementation of New Low Glitch and Low Power dual Edge Triggered Flip-Flops Using Multiple C-Elements I. Pavani Akhila Sree P.G Student VLSI Design (ECE), SVECW D. Murali Krishna Sr. Assistant Professor,
More informationDESIGN OF EFFICIENT SHIFT REGISTERS USING PULSED LATCHES
DESIGN OF EFFICIENT SHIFT REGISTERS USING PULSED LATCHES 1 M. Ajay, 2 G.Srihari, 1 PG Scholar,Dept of ECE, Sreenivasa Institute of Technology and Management Studies (Autonomous) Murkambattu, Chittoor,
More informationDual Edge Triggered Flip-Flops Based On C-Element Using Dual Sleep and Dual Slack Techniques
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 12, Issue 5, Ver. I (Sep.- Oct. 2017), PP 85-92 www.iosrjournals.org Dual Edge Triggered
More informationInternational Journal of Emerging Technologies in Computational and Applied Sciences (IJETCAS)
International Association of Scientific Innovation and Research (IASIR) (An Association Unifying the Sciences, Engineering, and Applied Research) International Journal of Emerging Technologies in Computational
More informationMinimization of Power for the Design of an Optimal Flip Flop
Minimization of Power for the Design of an Optimal Flip Flop Kahkashan Ali #1, Tarana Afrin Chandel #2 #1 M.TECH Student, #2 Associate Professor, 1,2 Department of ECE, Integral University, Lucknow, INDIA
More informationHigh Performance Dynamic Hybrid Flip-Flop For Pipeline Stages with Methodical Implanted Logic
High Performance Dynamic Hybrid Flip-Flop For Pipeline Stages with Methodical Implanted Logic K.Vajida Tabasum, K.Chandra Shekhar Abstract-In this paper we introduce a new high performance dynamic hybrid
More information(CSC-3501) Lecture 7 (07 Feb 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement
Seung-Jong Park (Jay) http://www.csc.lsu.edu/~sjpark Computer Architecture (CSC-3501) Lecture 7 (07 Feb 2008) 1 Announcement 2 1 Combinational vs. Sequential Logic Combinational Logic Memoryless Outputs
More informationA Low Power Delay Buffer Using Gated Driver Tree
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) ISSN: 2319 4200, ISBN No. : 2319 4197 Volume 1, Issue 4 (Nov. - Dec. 2012), PP 26-30 A Low Power Delay Buffer Using Gated Driver Tree Kokkilagadda
More informationDesign of a Low Power Four-Bit Binary Counter Using Enhancement Type Mosfet
Design of a Low Power Four-Bit Binary Counter Using Enhancement Type Mosfet Praween Sinha Department of Electronics & Communication Engineering Maharaja Agrasen Institute Of Technology, Rohini sector -22,
More informationName Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers
EEE 304 Experiment No. 07 Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers Important: Submit your Prelab at the beginning of the lab. Prelab 1: Construct a S-R Latch and
More informationANALYSIS OF POWER REDUCTION IN 2 TO 4 LINE DECODER DESIGN USING GATE DIFFUSION INPUT TECHNIQUE
ANALYSIS OF POWER REDUCTION IN 2 TO 4 LINE DECODER DESIGN USING GATE DIFFUSION INPUT TECHNIQUE *Pranshu Sharma, **Anjali Sharma * Assistant Professor, Department of ECE AP Goyal Shimla University, Shimla,
More informationHigh speed, Low power N/ (N+1) prescaler using TSPC and E-TSPC: A survey Nemitha B 1, Pradeep Kumar B.P 2
High speed, Low power N/ (N+1) prescaler using TSPC and E-TSPC: A survey Nemitha B 1, Pradeep Kumar B.P 2 1 PG scholar, Dept of ECE, AIT, Tumkur, Karnataka, India 2 Asst.professor, Dept of ECE, AIT, Tumkur,
More informationElectrical & Computer Engineering ECE 491. Introduction to VLSI. Report 1
Electrical & Computer Engineering ECE 491 Introduction to VLSI Report 1 Marva` Morrow INTRODUCTION Flip-flops are synchronous bistable devices (multivibrator) that operate as memory elements. A bistable
More informationEFFICIENT DESIGN OF SHIFT REGISTER FOR AREA AND POWER REDUCTION USING PULSED LATCH
EFFICIENT DESIGN OF SHIFT REGISTER FOR AREA AND POWER REDUCTION USING PULSED LATCH 1 Kalaivani.S, 2 Sathyabama.R 1 PG Scholar, 2 Professor/HOD Department of ECE, Government College of Technology Coimbatore,
More informationREDUCING DYNAMIC POWER BY PULSED LATCH AND MULTIPLE PULSE GENERATOR IN CLOCKTREE
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 3, Issue. 5, May 2014, pg.210
More informationHigh Speed 8-bit Counters using State Excitation Logic and their Application in Frequency Divider
High Speed 8-bit Counters using State Excitation Logic and their Application in Frequency Divider Ranjith Ram. A 1, Pramod. P 2 1 Department of Electronics and Communication Engineering Government College
More informationIntroduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1
2007 Introduction BK TP.HCM FLIP-FLOP So far we have seen Combinational Logic The output(s) depends only on the current values of the input variables Here we will look at Sequential Logic circuits The
More informationReport on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533
Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop Course project for ECE533 I. Objective: REPORT-I The objective of this project is to design a 4-bit counter and implement it into a chip
More informationDesign of an Efficient Low Power Multi Modulus Prescaler
International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 6, Issue 3 (March 2013), PP. 15-22 Design of an Efficient Low Power Multi Modulus
More informationLogic Design. Flip Flops, Registers and Counters
Logic Design Flip Flops, Registers and Counters Introduction Combinational circuits: value of each output depends only on the values of inputs Sequential Circuits: values of outputs depend on inputs and
More informationReduction of Area and Power of Shift Register Using Pulsed Latches
I J C T A, 9(13) 2016, pp. 6229-6238 International Science Press Reduction of Area and Power of Shift Register Using Pulsed Latches Md Asad Eqbal * & S. Yuvaraj ** ABSTRACT The timing element and clock
More informationDesign of a Low Power and Area Efficient Flip Flop With Embedded Logic Module
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 10, Issue 6, Ver. II (Nov - Dec.2015), PP 40-50 www.iosrjournals.org Design of a Low Power
More informationCMOS Low Power, High Speed Dual- Modulus32/33Prescalerin sub-nanometer Technology
IJSTE International Journal of Science Technology & Engineering Vol. 1, Issue 1, July 2014 ISSN(online): 2349-784X CMOS Low Power, High Speed Dual- Modulus32/33Prescalerin sub-nanometer Technology Dabhi
More informationLow Power Approach of Clock Gating in Synchronous System like FIFO: A Novel Clock Gating Approach and Comparative Analysis
Low Power Approach of Clock Gating in Synchronous System like FIFO: A Novel Clock Gating Approach and Comparative Analysis Abstract- A new technique of clock is presented to reduce dynamic power consumption.
More informationCMOS DESIGN OF FLIP-FLOP ON 120nm
CMOS DESIGN OF FLIP-FLOP ON 120nm *Neelam Kumar, **Anjali Sharma *4 th Year Student, Department of EEE, AP Goyal Shimla University Shimla, India. neelamkumar991@gmail.com ** Assistant Professor, Department
More informationLow Power Area Efficient Parallel Counter Architecture
Low Power Area Efficient Parallel Counter Architecture Lekshmi Aravind M-Tech Student, Dept. of ECE, Mangalam College of Engineering, Kottayam, India Abstract: Counters are specialized registers and is
More informationDESIGN AND SIMULATION OF LOW POWER JK FLIP-FLOP AT 45 NANO METER TECHNOLOGY
DESIGN AND SIMULATION OF LOW POWER JK FLIP-FLOP AT 45 NANO METER TECHNOLOGY 1 Anshu Mittal, 2 Jagpal Singh Ubhi Department of Electronics and Communication Engineering, Sant Longowal Institute of Engineering
More informationGated Driver Tree Based Power Optimized Multi-Bit Flip-Flops
International Journal of Emerging Engineering Research and Technology Volume 2, Issue 4, July 2014, PP 250-254 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) Gated Driver Tree Based Power Optimized Multi-Bit
More informationMetastability Analysis of Synchronizer
Forn International Journal of Scientific Research in Computer Science and Engineering Research Paper Vol-1, Issue-3 ISSN: 2320 7639 Metastability Analysis of Synchronizer Ankush S. Patharkar *1 and V.
More informationDesign Low-Power and Area-Efficient Shift Register using SSASPL Pulsed Latch
Design Low-Power and Area-Efficient Shift Register using SSASPL Pulsed Latch 1 D. Sandhya Rani, 2 Maddana, 1 PG Scholar, Dept of VLSI System Design, Geetanjali college of engineering & technology, 2 Hod
More informationEfficient Architecture for Flexible Prescaler Using Multimodulo Prescaler
Efficient Architecture for Flexible Using Multimodulo G SWETHA, S YUVARAJ Abstract This paper, An Efficient Architecture for Flexible Using Multimodulo is an architecture which is designed from the proposed
More informationResearch Article Ultra Low Power, High Performance Negative Edge Triggered ECRL Energy Recovery Sequential Elements with Power Clock Gating
Research Journal of Applied Sciences, Engineering and Technology 7(16): 3312-3319, 2014 DOI:10.19026/rjaset.7.676 ISSN: 2040-7459; e-issn: 2040-7467 2014 Maxwell Scientific Publication Corp. Submitted:
More information