SOC Implementation for Christmas Lighting with Pattern Display Indication RAMANDEEP SINGH 1, AKANKSHA SHARMA 2, ANKUR AGGARWAL 3, ANKIT SATIJA 4 1
|
|
- Delilah Terry
- 5 years ago
- Views:
Transcription
1 1016 SOC Implementation for Christmas Lighting with Pattern Display Indication RAMANDEEP SINGH 1, AKANKSHA SHARMA 2, ANKUR AGGARWAL 3, ANKIT SATIJA 4 1 Assistant Professor, Department of EECE, ITM University, Gurgaon, INDIA 2, 3, 4 UG Student, Department of EECE, ITM University, Gurgaon, INDIA 1 ramandeepsingh@itmindia.edu, 2 akankshaa4m@gmail.com, 3 aggarwalankur1993@gmail.com, 4 ankitsatija8808@gmail.com ABSTRACT The presented paper deals with the implementation of Light Emitting Diode (LED) patterns on a dedicated System on a Chip using selection switches in Verilog language. The LEDs glow in different patterns depending on the switch selected by the user. The seven segment display indicates the corresponding switch number selected by the user. Keywords: System on chip, Christmas lighting, LED pattern, Verilog, Xilinx 1. INTRODUCTION The project is designed for the purpose of decorative lighting during the Christmas festival. The aim has been to implement the lighting technique on a system on chip (hereby referred to as SOC) in Verilog language. A system, in general, can be defined as the combination of devices that produces an output after processing a given input. A system on chip is a dedicated integrated circuit that consists of all the components required for the execution of the system [1]. Verilog is a widely used hardware description language (HDL) in designing electronic systems and digital circuits [2]. Verilog allows designers to write compact and concise codes for large circuits quickly [3]. The physical realization of Verilog modules can be obtained by the synthesis software that transforms the Verilog modules into equivalent elementary logic gate operations (AND, OR, NOT etc.) [4]. Field-programmable gate arrays (FPGA) consist of different logic gates that can be used in different combinations. FPGA boards are configured using HDL languages such as Verilog used in this project. The FPGA board used in this project is Nexys3 Xilinx Spartan6. The Christmas lighting system has been implemented on the LEDs, selection switches and seven segment display provided on the FPGA board. There are 8 LEDs, 8 selection switches (out of which 6 has been used) and 4 seven segment display mounted on the Nexys3 board. The system offers six different lighting patterns to the user. The 6 selection switches produce 6 different patterns on the LEDs, each switch providing one pattern at a time. The seven segment display generates the corresponding pattern number that has been selected by the user. 2. BLOCK DIAGRAM The system is divided into three parts namely, the input, processor and the output. The input block consists of the selection switches through which the user gives the input to the system which pattern he wishes to be displayed. The Nexys3 board has six slide switches attached on the board. The position of the slide switches generates the corresponding high or low level. The system bus size from the input switches to the Spartan6 FPGA is six. The processor consists of the Xilinx Spartan6 FPGA which reads the input from the switches and sends the desired control signals to the output. The output block consists of two units the light emitting diodes and the seven segment display (SSD). The Light Emitting Diodes are anode-connected to the FPGA via 390- ohm resistors. They turn on when a logic high voltage is applied to their respective input/output pin [5]. The LEDs glow in the pattern directed by the signals from the processor. There is a four-digit common anode sevensegment LED display on the Nexys3 board. Each digit is a seven segment display which is composed of seven LEDs embedded in a figure 8 pattern [5]. The 4-digit display gets these seven cathode signals as inputs. The digit display is enabled when it gets a common anode signal as input. The SSD displays the number of the pattern selected by the user. Figure 1 displays block diagram of the system used for the implementation of led pattern using selection switches and seven segment display. 3. PATTERNS IMPLEMENTED IN SYSTEM ON CHIP Six LED patterns have been implemented on the SOC. The Nexys3 board has 8 LEDs attached on the board. The patterns are a combination of triggering these LEDs in on and off state. Table 1 given below shows the details of the patterns implemented.
2 Light Emitting Diodes Input from Switches / 6 Spartan 6 FPGA / 4 / 8 Seven Segment Display Fig.1. Block Diagram of the System. Each pattern is explained in detail below: 3.1 All LEDs glow In the first pattern all the LEDs are given a high voltage and are switched on. 3.2 Right Shift Mode In the second pattern, the LEDs appear to be shifting in right direction. Each LED glows one by one. At start, the first LED goes high for a short time period. When the first LED is turned low, it triggers the second LED to high. This is repeated eight times until the last LED is high. When the last LED goes low, the first LED is again triggered to high. This makes the LEDs appear to be glowing in a right shift pattern. 3.3 Left Shift Mode In the third pattern, the LEDs appear to be shifting in left direction. It is the same as the second pattern, the only difference being the last LED is high at the start. The LEDs are triggered in a similar fashion as in the previous pattern until the first LED is high. When the first LED goes low, the last LED is again triggered to high. This makes the LEDs appear to be glowing in a right shift pattern. 3.4 Blinking Mode In the fourth pattern, the LEDs blink at equal intervals of time. All the LEDs are given a high voltage for a short time period. Then the LEDs are kept low for the same time period. These two steps are repeated in a continuous loop. This makes the LEDs appear to be blinking. 3.5 Alternate Blinking Mode In the fifth pattern, the LEDs blink in alternate turns. The pattern is an extension of the blinking mode in which when all even numbered LEDs are high, the odd numbered LEDs are low, and vice versa. 3.6 Converging Mode In the sixth pattern, the LEDs appear to be converging. At start, the first and last LED is high for a short time period. When it turns low, the second and seventh LED is turned high. Similarly, the third and sixth LED is turned high after previous LEDs turn low. And lastly the fourth and fifth LED is turned high. After it turns low, again the first and last LED is turned high. This makes the LEDs appear to be glowing in a converging pattern. Table 1. Patterns implemented in SOC. Pattern Pattern Name Number 1 All LEDs glow 2 Right Shift Mode 3 Left Shift Mode 4 Blinking Mode 5 Alternate Blinking Mode 6 Converging Mode 4. ACTUAL PICTURE OF PROJECT Figure 2 shows SOC implementation of LED pattern and seven segment display using selection switches on Nexys3 Xilinx Spartan6 FPGA. Figure 2(a) shows the pattern 1 implemented in which all LEDs glow and corresponding number (1) displayed on the SSD when selection switch 1 is selected. Figure 2(b) shows the pattern 5 implemented in which alternate LEDs blink on and off and corresponding number (5) displayed on the SSD when selection switch 5 is selected on the Nexys3 board. 5. ALGORITHM AND FLOWCHART The system starts when the power is turned on. The system takes input from the six selection switches on the Nexys3 board. The position of the switches forms a six digit binary number with the corresponding value of the switches. In this manner, six cases are defined for selection of six different switches. The number formed is then compared to pre-defined values in the code. If a condition becomes true, then that particular piece of code is executed. Accordingly, the LEDs glow in the desired pattern that is mentioned in the condition. If a condition
3 1018 becomes false, it checks for another match, and skips the previous condition. This is repeated for six conditions. If no selection switch is selected, all conditions become false. In this case, the LEDs are turned off and zero is indicated on the seven segment display. The complete process is repeated in a loop until the power is turned off. Figure 3 displays the flowchart of the SOC implementation for Christmas lighting using pattern display indication. Fig.2(a). Actual Picture of Pattern 1 (all LEDs glow) implementation on Nexys3 Xilinx FPGA. Fig.2(b). Actual Picture of Pattern 5 (alternate blinking mode) implementation on Nexys3 Xilinx FPGA. 6. RTL VIEW GENERATED abcd is the name of the Verilog module that has been used in the SOC implementation. There are a total of 7 input lines and 15 output lines in the system. The input consists of a clock source denoted by clock_100 in the figure and six selection switches that are denoted by s0 to s5. The output consists of 8 lines for the light emitting diode (LED) display having one output line for each LED, and 7 output lines for the seven segment display (SSD). The 8 LEDs are treated as a single array and are denoted by led(7:0). Similarly, the seven segment display is also treated as an array and denoted by ssout(6:0) in the figure. Figure 4 shows the register transfer level (RTL) generated by the SOC implementation for Christmas lighting on Xilinx Spartan6 FPGA. 7. APPLICATION The system on chip implementation for LED patterns has a variety of applications, the very first being Christmas lighting. Christmas lightings offer a variety of patterns on LEDs that make it more attractive. This SOC implementation can be used as a decorative lighting for every occasion. The LED patterns can be used as warning lights that glow up in case of emergency. Furthermore, this pattern can be programmed to display active train and flight statuses. 8. ADVANTAGES & COMPARISON LEDs are power efficient and consume very little power in comparison to other light sources such as bulbs or tube lights. LEDs occupy less space and can be accommodated in very small areas. A dedicated system on chip implementation for LED patterns can be tailor made for different applications with little changes required in the programming. The most advantageous factor for using SOC implementation for LED patterns is the huge reduction in cost as LEDs are cheap resources. A few existing Christmas lighting are available only in single mode that offer no different patterns. This SOC implementation is better as it gives the user different patterns for the Christmas lighting with the option of choosing any pattern he desires.
4 1019 START TAKE INPUT FROM SWITCHES SWITCH=1 LED PATTERN = 1 SSD = 1 SWITCH=2 LED PATTERN = 2 SSD = 2 SWITCH=3 LED PATTERN = 3 SSD = 3 SWITCH=4 LED PATTERN = 4 SSD = 4 SWITCH=5 LED PATTERN = 5 SSD = 5 SWITCH=6 LED PATTERN = 6 SSD = 6 NO LED PATTERN SSD = 0 STOP Fig.3. Flowchart of SOC Implementation.
5 1020 Fig.4. Register Transfer Level 9. CONCLUSION & FUTURE SCOPE The system on chip implementation for Christmas lighting using selection switches and seven segment display was successfully implemented on Nexys3 Xilinx Spartan6 FPGA board. Each switch generates a different LED pattern and the seven segment display indicates the corresponding pattern number. However, there are a lot of features that can be added in the future. The SOC has more than eight input / output lines. More LEDs can be connected to these output lines. More number of LEDs will make the Christmas lighting look better. Further, there can be variants in size of the Christmas lighting. Currently, the LEDs glow only in green color. This can be improved in other versions of Christmas lighting. Multicolor LEDs can be used and the user can select the desired color by his choice. This can be easily implemented using some additional LED drivers. 10. RESULT The Christmas lighting implementation was simulated on software before hardware testing. The simulation software used was ISlim. The clock input was given a clock pulse. Each input switch was forced to a high value to get the result. The output displayed the corresponding values for LED array led(7:0) and seven segment display array ssout(6:0). The simulation results obtained after implementing the SOC for Christmas lighting on Xilinx software are shown below: When switch 1 is selected, pattern 1 is implemented on the LEDs. Switch 1 goes high, and all the LEDs are given a high voltage. Number 1 is displayed on the seven segment display. Fig.5(a). Simulation Result when Switch 1 is selected When switch 2 is selected, pattern 2 i.e. Left Shift Mode is implemented on the LEDs. Switch 2 goes high and number 2 is displayed on the seven segment display. Fig.5(b). Simulation Result when Switch 2 is selected
6 1021 When switch 3 is selected, pattern 3 i.e. Right Shift Mode is implemented on the LEDs. Switch 3 goes high and number 3 is displayed on the seven segment display. Fig.5(c). Simulation Result when Switch 3 is selected When switch 4 is selected, pattern 4 i.e. Blinking Mode is implemented on the LEDs. Switch 4 goes high and number 4 is displayed on the seven segment display. Fig.5(d). Simulation Result when Switch 4 is selected When switch 5 is selected, pattern 5 i.e. Alternate Blinking Mode is implemented on the LEDs. Switch 5 goes high and number 5 is displayed on the seven segment display. Fig.5(e). Simulation Result when Switch 5 is selected When switch 6 is selected, pattern 6 i.e. Converging Mode is implemented on the LEDs. Switch 6 goes high and number 6 is displayed on the seven segment display. Fig.5(f). Simulation Result when Switch 6 is selected When no switch is selected, no pattern is implemented on the LEDs. All switches are low and number 0 is displayed on the seven segment display. Fig.5(g). Simulation Result when Switch is selected
7 1022 ACKNOWLEDGEMENTS Every project big or small is successful largely due to the effort of a number of wonderful people who have always given their valuable advice or lent a helping hand. We sincerely appreciate the inspiration, support and guidance of all those people who have been instrumental in making this project a success. We take this opportunity to express our profound gratitude and deep regards to ITM University, Gurgaon for the confidence bestowed in us and entrusting our project. It would not be possible to complete this research without great support of ITMU in providing the resources and the laboratory equipment required for the research. We also take this opportunity to express a deep sense of gratitude to our lab assistants for their cordial support, valuable information and guidance in their respective fields, which helped us in completing this task through various stages. REFERENCES [1] Brackenbury L.E.M., Plana L.A., Pepper J. (2010), System on Chip design and implementation, Education. IEEE Transactions, Vol. 53,. 2, pp [2] Dawson C., Pattanam S.k., Roberts D. (1996), The Verilog Procedural interface for the Verilog hardware description language, Verilog HDL Conference.1996, Proceedings IEEE International, pp [3] Ebeling C., French B. (2007), Abstract Verilog: A hardware description language for novice students, Microelectronics Systems Education (MSE 07) IEEE International Conference, p.p [4] Smith, David R. (1996), Hardware Synthesis from encapsulated Verilog Module, Application Specific Systems. Architectures and Processors ASAP Proceedings of International Conference, pp [5] Nexys3 Board Reference Manual. Revision: vember 22, 2011 [Online]
Design of VGA and Implementing On FPGA
Design of VGA and Implementing On FPGA Mr. Rachit Chandrakant Gujarathi Department of Electronics and Electrical Engineering California State University, Sacramento Sacramento, California, United States
More informationENGG2410: Digital Design Lab 5: Modular Designs and Hierarchy Using VHDL
ENGG2410: Digital Design Lab 5: Modular Designs and Hierarchy Using VHDL School of Engineering, University of Guelph Fall 2017 1 Objectives: Start Date: Week #7 2017 Report Due Date: Week #8 2017, in the
More informationImplementation and Analysis of Area Efficient Architectures for CSLA by using CLA
Volume-6, Issue-3, May-June 2016 International Journal of Engineering and Management Research Page Number: 753-757 Implementation and Analysis of Area Efficient Architectures for CSLA by using CLA Anshu
More informationClock Gating Aware Low Power ALU Design and Implementation on FPGA
Clock Gating Aware Low ALU Design and Implementation on FPGA Bishwajeet Pandey and Manisha Pattanaik Abstract This paper deals with the design and implementation of a Clock Gating Aware Low Arithmetic
More informationFPGA Laboratory Assignment 4. Due Date: 06/11/2012
FPGA Laboratory Assignment 4 Due Date: 06/11/2012 Aim The purpose of this lab is to help you understanding the fundamentals of designing and testing memory-based processing systems. In this lab, you will
More informationDesign and analysis of microcontroller system using AMBA- Lite bus
Design and analysis of microcontroller system using AMBA- Lite bus Wang Hang Suan 1,*, and Asral Bahari Jambek 1 1 School of Microelectronic Engineering, Universiti Malaysia Perlis, Perlis, Malaysia Abstract.
More informationDesign of VGA Controller using VHDL for LCD Display using FPGA
International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) Design of VGA Controller using VHDL for LCD Display using FPGA Khan Huma Aftab 1, Monauwer Alam 2 1, 2 (Department of ECE, Integral
More informationDesign and Implementation of SOC VGA Controller Using Spartan-3E FPGA
Design and Implementation of SOC VGA Controller Using Spartan-3E FPGA 1 ARJUNA RAO UDATHA, 2 B.SUDHAKARA RAO, 3 SUDHAKAR.B. 1 Dept of ECE, PG Scholar, 2 Dept of ECE, Associate Professor, 3 Electronics,
More informationCOMPUTER ENGINEERING PROGRAM
COMPUTER ENGINEERING PROGRAM California Polytechnic State University CPE 169 Experiment 6 Introduction to Digital System Design: Combinational Building Blocks Learning Objectives 1. Digital Design To understand
More informationOptimization of memory based multiplication for LUT
Optimization of memory based multiplication for LUT V. Hari Krishna *, N.C Pant ** * Guru Nanak Institute of Technology, E.C.E Dept., Hyderabad, India ** Guru Nanak Institute of Technology, Prof & Head,
More informationEnhancing Performance in Multiple Execution Unit Architecture using Tomasulo Algorithm
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology ISSN 2320 088X IMPACT FACTOR: 6.017 IJCSMC,
More informationPerformance Evolution of 16 Bit Processor in FPGA using State Encoding Techniques
Performance Evolution of 16 Bit Processor in FPGA using State Encoding Techniques Madhavi Anupoju 1, M. Sunil Prakash 2 1 M.Tech (VLSI) Student, Department of Electronics & Communication Engineering, MVGR
More informationLUT Optimization for Memory Based Computation using Modified OMS Technique
LUT Optimization for Memory Based Computation using Modified OMS Technique Indrajit Shankar Acharya & Ruhan Bevi Dept. of ECE, SRM University, Chennai, India E-mail : indrajitac123@gmail.com, ruhanmady@yahoo.co.in
More informationOF AN ADVANCED LUT METHODOLOGY BASED FIR FILTER DESIGN PROCESS
IMPLEMENTATION OF AN ADVANCED LUT METHODOLOGY BASED FIR FILTER DESIGN PROCESS 1 G. Sowmya Bala 2 A. Rama Krishna 1 PG student, Dept. of ECM. K.L.University, Vaddeswaram, A.P, India, 2 Assistant Professor,
More informationLAB #6 State Machine, Decoder, Buffer/Driver and Seven Segment Display
LAB #6 State Machine, Decoder, Buffer/Driver and Seven Segment Display LAB OBJECTIVES 1. Design a more complex state machine 2. Design a larger combination logic solution on a PLD 3. Integrate two designs
More informationVending Machine. Keywords FSM, Vending Machine, FPGA, VHDL
Vending Machine Khodur Dbouk, Basil Jajou, Kouder Abbas, Stevan Nissan Electrical and Computer Engineering Department School of Engineering and Computer Science Oakland University, Rochester, MI kdbouk@oakland.edu,
More informationISSN:
427 AN EFFICIENT 64-BIT CARRY SELECT ADDER WITH REDUCED AREA APPLICATION CH PALLAVI 1, VSWATHI 2 1 II MTech, Chadalawada Ramanamma Engg College, Tirupati 2 Assistant Professor, DeptofECE, CREC, Tirupati
More informationUniversity of Maiduguri Faculty of Engineering Seminar Series Volume 6, december 2015
University of Maiduguri Faculty of Engineering Seminar Series Volume 6, december 2015 4-BIT SERIAL ADDER WITH ACCUMULATOR: MODELLING AND DESIGN USING SIMULINK, HARDWARE REALIZATION USING SPARTAN 6 FPGA
More informationDigital Stopwatch Timer Circuit Using 555timer and CD4033
Digital Stopwatch Timer Circuit Using 555timer and CD4033 Kokila.C 1, Kousalya.J.R 2, Madhumitha.K 3, Nandhini.P 4 and Mr.Martin Joel Ratnam 5 UG Scholar, Department of ECE, Adhiyamaan College of Engineering,
More informationDesign of Memory Based Implementation Using LUT Multiplier
Design of Memory Based Implementation Using LUT Multiplier Charan Kumar.k 1, S. Vikrama Narasimha Reddy 2, Neelima Koppala 3 1,2 M.Tech(VLSI) Student, 3 Assistant Professor, ECE Department, Sree Vidyanikethan
More informationDesign and Implementation of Timer, GPIO, and 7-segment Peripherals
Design and Implementation of Timer, GPIO, and 7-segment Peripherals 1 Module Overview Learn about timers, GPIO and 7-segment display; Design and implement an AHB timer, a GPIO peripheral, and a 7-segment
More informationTraffic Light Controller
Traffic Light Controller Four Way Intersection Traffic Light System Fall-2017 James Todd, Thierno Barry, Andrew Tamer, Gurashish Grewal Electrical and Computer Engineering Department School of Engineering
More informationDigilent Nexys-3 Cellular RAM Controller Reference Design Overview
Digilent Nexys-3 Cellular RAM Controller Reference Design Overview General Overview This document describes a reference design of the Cellular RAM (or PSRAM Pseudo Static RAM) controller for the Digilent
More informationA Review on Hybrid Adders in VHDL Payal V. Mawale #1, Swapnil Jain *2, Pravin W. Jaronde #3
A Review on Hybrid Adders in VHDL Payal V. Mawale #1, Swapnil Jain *2, Pravin W. Jaronde #3 #1 Electronics & Communication, RTMNU. *2 Electronics & Telecommunication, RTMNU. #3 Electronics & Telecommunication,
More informationDesign and Implementation of an AHB VGA Peripheral
Design and Implementation of an AHB VGA Peripheral 1 Module Overview Learn about VGA interface; Design and implement an AHB VGA peripheral; Program the peripheral using assembly; Lab Demonstration. System
More informationDesign on CIC interpolator in Model Simulator
Design on CIC interpolator in Model Simulator Manjunathachari k.b 1, Divya Prabha 2, Dr. M Z Kurian 3 M.Tech [VLSI], Sri Siddhartha Institute of Technology, Tumkur, Karnataka, India 1 Asst. Professor,
More informationFPGA Development for Radar, Radio-Astronomy and Communications
John-Philip Taylor Room 7.03, Department of Electrical Engineering, Menzies Building, University of Cape Town Cape Town, South Africa 7701 Tel: +27 82 354 6741 email: tyljoh010@myuct.ac.za Internet: http://www.uct.ac.za
More informationThe Micropython Microcontroller
Please do not remove this manual from the lab. It is available via Canvas Electronics Aims of this experiment Explore the capabilities of a modern microcontroller and some peripheral devices. Understand
More informationDesign and Implementation of High Speed 256-Bit Modified Square Root Carry Select Adder
Design and Implementation of High Speed 256-Bit Modified Square Root Carry Select Adder Muralidharan.R [1], Jodhi Mohana Monica [2], Meenakshi.R [3], Lokeshwaran.R [4] B.Tech Student, Department of Electronics
More informationDesign of BIST with Low Power Test Pattern Generator
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 4, Issue 5, Ver. II (Sep-Oct. 2014), PP 30-39 e-issn: 2319 4200, p-issn No. : 2319 4197 Design of BIST with Low Power Test Pattern Generator
More informationImplementation of Low Power and Area Efficient Carry Select Adder
International Journal of Engineering Science Invention ISSN (Online): 2319 6734, ISSN (Print): 2319 6726 Volume 3 Issue 8 ǁ August 2014 ǁ PP.36-48 Implementation of Low Power and Area Efficient Carry Select
More informationLaboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)
Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6. - Introductory Digital Systems Laboratory (Spring 006) Laboratory - Introduction to Digital Electronics
More informationLaboratory Exercise 7
Laboratory Exercise 7 Finite State Machines This is an exercise in using finite state machines. Part I We wish to implement a finite state machine (FSM) that recognizes two specific sequences of applied
More informationEfficient Architecture for Flexible Prescaler Using Multimodulo Prescaler
Efficient Architecture for Flexible Using Multimodulo G SWETHA, S YUVARAJ Abstract This paper, An Efficient Architecture for Flexible Using Multimodulo is an architecture which is designed from the proposed
More informationEquivalence Checking using Assertion based Technique
Equivalence Checking using Assertion based Technique Shailesh Kumar NIT Bhopal Sameer Arvikar DAVV Indore Saurabh Jha STMicroelectronics, Greater Noida Tarun K. Gupta, PhD Asst. Professor NIT Bhopal ABSTRACT
More informationImplementation of High Speed Adder using DLATCH
International Journal of Emerging Engineering Research and Technology Volume 3, Issue 12, December 2015, PP 162-172 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) Implementation of High Speed Adder using
More informationAn optimized implementation of 128 bit carry select adder using binary to excess-one converter for delay reduction and area efficiency
Journal From the SelectedWorks of Journal December, 2014 An optimized implementation of 128 bit carry select adder using binary to excess-one converter for delay reduction and area efficiency P. Manga
More informationCalifornia State University, Bakersfield Computer & Electrical Engineering & Computer Science ECE 3220: Digital Design with VHDL Laboratory 7
California State University, Bakersfield Computer & Electrical Engineering & Computer Science ECE 322: Digital Design with VHDL Laboratory 7 Rational: The purpose of this lab is to become familiar in using
More informationLow Power Approach of Clock Gating in Synchronous System like FIFO: A Novel Clock Gating Approach and Comparative Analysis
Low Power Approach of Clock Gating in Synchronous System like FIFO: A Novel Clock Gating Approach and Comparative Analysis Abstract- A new technique of clock is presented to reduce dynamic power consumption.
More informationMain Design Project. The Counter. Introduction. Macros. Procedure
Main Design Project Introduction In order to gain some experience with using macros we will exploit some of the features of our boards to construct a counter that will count from 0 to 59 with the counts
More informationINTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY
Tarannum Pathan,, 2013; Volume 1(8):655-662 INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY A PATH FOR HORIZING YOUR INNOVATIVE WORK VLSI IMPLEMENTATION OF 8, 16 AND 32
More informationDesign of Low Power Efficient Viterbi Decoder
International Journal of Research Studies in Electrical and Electronics Engineering (IJRSEEE) Volume 2, Issue 2, 2016, PP 1-7 ISSN 2454-9436 (Online) DOI: http://dx.doi.org/10.20431/2454-9436.0202001 www.arcjournals.org
More informationLab #6: Combinational Circuits Design
Lab #6: Combinational Circuits Design PURPOSE: The purpose of this laboratory assignment is to investigate the design of combinational circuits using SSI circuits. The combinational circuits being implemented
More informationAn Efficient 64-Bit Carry Select Adder With Less Delay And Reduced Area Application
An Efficient 64-Bit Carry Select Adder With Less Delay And Reduced Area Application K Allipeera, M.Tech Student & S Ahmed Basha, Assitant Professor Department of Electronics & Communication Engineering
More informationLaboratory 4. Figure 1: Serdes Transceiver
Laboratory 4 The purpose of this laboratory exercise is to design a digital Serdes In the first part of the lab, you will design all the required subblocks for the digital Serdes and simulate them In part
More informationAn MFA Binary Counter for Low Power Application
Volume 118 No. 20 2018, 4947-4954 ISSN: 1314-3395 (on-line version) url: http://www.ijpam.eu ijpam.eu An MFA Binary Counter for Low Power Application Sneha P Department of ECE PSNA CET, Dindigul, India
More informationEEM Digital Systems II
ANADOLU UNIVERSITY DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EEM 334 - Digital Systems II LAB 3 FPGA HARDWARE IMPLEMENTATION Purpose In the first experiment, four bit adder design was prepared
More informationField Programmable Gate Arrays (FPGAs)
Field Programmable Gate Arrays (FPGAs) Introduction Simulations and prototyping have been a very important part of the electronics industry since a very long time now. Before heading in for the actual
More informationOptimized design for controlling LED display matrix by an FPGA board
Journal of Advanced Computer Science & Technology, 3 (2) (24) 2-28 Science Publishing Corporation www.sciencepubco.com/index.php/jacst doi:.449/jacst.v3i2.288 Research Paper Optimized design for controlling
More informationLaboratory Exercise 7
Laboratory Exercise 7 Finite State Machines This is an exercise in using finite state machines. Part I We wish to implement a finite state machine (FSM) that recognizes two specific sequences of applied
More informationInternational Journal of Engineering Research-Online A Peer Reviewed International Journal
RESEARCH ARTICLE ISSN: 2321-7758 VLSI IMPLEMENTATION OF SERIES INTEGRATOR COMPOSITE FILTERS FOR SIGNAL PROCESSING MURALI KRISHNA BATHULA Research scholar, ECE Department, UCEK, JNTU Kakinada ABSTRACT The
More informationVeriLab. An introductory lab for using Verilog in digital design (first draft) VeriLab
VeriLab An introductory lab for using Verilog in digital design (first draft) VeriLab An introductory lab for using Verilog in digital design Verilog is a hardware description language useful for designing
More informationObjectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath
Objectives Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath In the previous chapters we have studied how to develop a specification from a given application, and
More informationLUT OPTIMIZATION USING COMBINED APC-OMS TECHNIQUE
LUT OPTIMIZATION USING COMBINED APC-OMS TECHNIQUE S.Basi Reddy* 1, K.Sreenivasa Rao 2 1 M.Tech Student, VLSI System Design, Annamacharya Institute of Technology & Sciences (Autonomous), Rajampet (A.P),
More informationImplementation of UART with BIST Technique
Implementation of UART with BIST Technique Mr.S.N.Shettennavar 1, Mr.B.N.Sachidanand 2, Mr.D.K.Gupta 3, Mr.V.M.Metigoudar 4 1, 2, 3,4Assistant Professor, Dept. of Electronics Engineering, DKTE s Textile
More informationAdding Analog and Mixed Signal Concerns to a Digital VLSI Course
Session Number 1532 Adding Analog and Mixed Signal Concerns to a Digital VLSI Course John A. Nestor and David A. Rich Department of Electrical and Computer Engineering Lafayette College Abstract This paper
More informationDistributed Arithmetic Unit Design for Fir Filter
Distributed Arithmetic Unit Design for Fir Filter ABSTRACT: In this paper different distributed Arithmetic (DA) architectures are proposed for Finite Impulse Response (FIR) filter. FIR filter is the main
More informationTEST PATTERN GENERATION USING PSEUDORANDOM BIST
TEST PATTERN GENERATION USING PSEUDORANDOM BIST GaneshBabu.J 1, Radhika.P 2 PG Student [VLSI], Dept. of ECE, SRM University, Chennai, Tamilnadu, India 1 Assistant Professor [O.G], Dept. of ECE, SRM University,
More informationEECS 140 Laboratory Exercise 7 PLD Programming
1. Objectives EECS 140 Laboratory Exercise 7 PLD Programming A. Become familiar with the capabilities of Programmable Logic Devices (PLDs) B. Implement a simple combinational logic circuit using a PLD.
More information2.6 Reset Design Strategy
2.6 Reset esign Strategy Many design issues must be considered before choosing a reset strategy for an ASIC design, such as whether to use synchronous or asynchronous resets, will every flipflop receive
More informationInside Digital Design Accompany Lab Manual
1 Inside Digital Design, Accompany Lab Manual Inside Digital Design Accompany Lab Manual Simulation Prototyping Synthesis and Post Synthesis Name- Roll Number- Total/Obtained Marks- Instructor Signature-
More informationMain Design Project. The Counter. Introduction. Macros. Procedure
Main Design Project Introduction In order to gain some experience with using macros we will exploit some of the features of our boards to construct a counter that will count from 0 to 59 with the counts
More information128 BIT CARRY SELECT ADDER USING BINARY TO EXCESS-ONE CONVERTER FOR DELAY REDUCTION AND AREA EFFICIENCY
128 BIT CARRY SELECT ADDER USING BINARY TO EXCESS-ONE CONVERTER FOR DELAY REDUCTION AND AREA EFFICIENCY 1 Mrs.K.K. Varalaxmi, M.Tech, Assoc. Professor, ECE Department, 1varuhello@Gmail.Com 2 Shaik Shamshad
More informationVHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress
VHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress Nor Zaidi Haron Ayer Keroh +606-5552086 zaidi@utem.edu.my Masrullizam Mat Ibrahim Ayer Keroh +606-5552081 masrullizam@utem.edu.my
More informationResearch Article Design and Implementation of High Speed and Low Power Modified Square Root Carry Select Adder (MSQRTCSLA)
Research Journal of Applied Sciences, Engineering and Technology 12(1): 43-51, 2016 DOI:10.19026/rjaset.12.2302 ISSN: 2040-7459; e-issn: 2040-7467 2016 Maxwell Scientific Publication Corp. Submitted: August
More informationImplementation of Dynamic RAMs with clock gating circuits using Verilog HDL
Implementation of Dynamic RAMs with clock gating circuits using Verilog HDL B.Sanjay 1 SK.M.Javid 2 K.V.VenkateswaraRao 3 Asst.Professor B.E Student B.E Student SRKR Engg. College SRKR Engg. College SRKR
More informationLab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts)
Nate Pihlstrom, npihlstr@uccs.edu Lab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts) Objective The objective of lab assignments 5 through 9 are to systematically design and implement
More informationField Programmable Gate Array (FPGA) Based Trigger System for the Klystron Department. Darius Gray
SLAC-TN-10-007 Field Programmable Gate Array (FPGA) Based Trigger System for the Klystron Department Darius Gray Office of Science, Science Undergraduate Laboratory Internship Program Texas A&M University,
More informationVGA Configuration Algorithm using VHDL
VGA Configuration Algorithm using VHDL 1 Christian Plaza, 2 Olga Ramos, 3 Dario Amaya Virtual Applications Group-GAV, Nueva Granada Military University UMNG Bogotá, Colombia. Abstract Nowadays it is important
More informationDIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES
DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES 1 Learning Objectives 1. Explain the function of a multiplexer. Implement a multiplexer using gates. 2. Explain the
More informationExperiment: FPGA Design with Verilog (Part 4)
Department of Electrical & Electronic Engineering 2 nd Year Laboratory Experiment: FPGA Design with Verilog (Part 4) 1.0 Putting everything together PART 4 Real-time Audio Signal Processing In this part
More informationProgrammable Logic Design I
Programmable Logic Design I Introduction In labs 11 and 12 you built simple logic circuits on breadboards using TTL logic circuits on 7400 series chips. This process is simple and easy for small circuits.
More informationFPGA-BASED EDUCATIONAL LAB PLATFORM
FPGA-BASED EDUCATIONAL LAB PLATFORM Mircea Alexandru DABÂCAN, Clint COLE Mircea Dabâcan is with Technical University of Cluj-Napoca, Electronics and Telecommunications Faculty, Applied Electronics Department,
More informationFPGA Based Implementation of Convolutional Encoder- Viterbi Decoder Using Multiple Booting Technique
FPGA Based Implementation of Convolutional Encoder- Viterbi Decoder Using Multiple Booting Technique Dr. Dhafir A. Alneema (1) Yahya Taher Qassim (2) Lecturer Assistant Lecturer Computer Engineering Dept.
More informationModeling Digital Systems with Verilog
Modeling Digital Systems with Verilog Prof. Chien-Nan Liu TEL: 03-4227151 ext:34534 Email: jimmy@ee.ncu.edu.tw 6-1 Composition of Digital Systems Most digital systems can be partitioned into two types
More informationSequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements
The Islamic University of Gaza Engineering Faculty Department of Computer Engineering Spring 2018 ECOM 2022 Khaleel I. Shaheen Sequential Digital Design Laboratory Manual Experiment #3 Flip Flop Storage
More informationSolutions to Embedded System Design Challenges Part II
Solutions to Embedded System Design Challenges Part II Time-Saving Tips to Improve Productivity In Embedded System Design, Validation and Debug Hi, my name is Mike Juliana. Welcome to today s elearning.
More informationPublished in A R DIGITECH
Design of propeller clock by using 8051 Microcontroller Ahmed H. Al-Saadi*1 *1 (B.Sc. of Computer Engineering in Al Hussein University College of Engineering, Iraq) ah9@outlook.com*1 Abstract The propeller
More information(12) Patent Application Publication (10) Pub. No.: US 2006/ A1
(19) United States US 20060097752A1 (12) Patent Application Publication (10) Pub. No.: Bhatti et al. (43) Pub. Date: May 11, 2006 (54) LUT BASED MULTIPLEXERS (30) Foreign Application Priority Data (75)
More informationFPGA Implementation of Range Resolved Algorithm Shikha Bathla, Pankaj Agrawal
FPGA Implementation of Range Resolved Algorithm Shikha Bathla, Pankaj Agrawal Abstract This article presents development of range resolved logics to find the distance of target and its implementation on
More informationTopics. Microelectronics Revolution. Digital Circuits Part 1 Logic Gates. Introductory Medical Device Prototyping
Introductory Medical Device Prototyping Digital Circuits Part 1 Logic Gates, http://saliterman.umn.edu/ Department of Biomedical Engineering, University of Minnesota Topics Digital Electronics CMOS Logic
More informationUniversity of Illinois at Urbana-Champaign
University of Illinois at Urbana-Champaign Digital Electronics Laboratory Physics Department Physics 40 Laboratory Experiment 3: CMOS Digital Logic. Introduction The purpose of this lab is to continue
More informationDesign and FPGA Implementation of 100Gbit/s Scrambler Architectures for OTN Protocol Chethan Kumar M 1, Praveen Kumar Y G 2, Dr. M. Z. Kurian 3.
International Journal of Computer Engineering and Applications, Volume VI, Issue II, May 14 www.ijcea.com ISSN 2321 3469 Design and FPGA Implementation of 100Gbit/s Scrambler Architectures for OTN Protocol
More informationUsing on-chip Test Pattern Compression for Full Scan SoC Designs
Using on-chip Test Pattern Compression for Full Scan SoC Designs Helmut Lang Senior Staff Engineer Jens Pfeiffer CAD Engineer Jeff Maguire Principal Staff Engineer Motorola SPS, System-on-a-Chip Design
More informationPROCESSOR BASED TIMING SIGNAL GENERATOR FOR RADAR AND SENSOR APPLICATIONS
PROCESSOR BASED TIMING SIGNAL GENERATOR FOR RADAR AND SENSOR APPLICATIONS Application Note ABSTRACT... 3 KEYWORDS... 3 I. INTRODUCTION... 4 II. TIMING SIGNALS USAGE AND APPLICATION... 5 III. FEATURES AND
More informationRfid Based Attendance System
Rfid Based Attendance System Raj Kumar Mistri 1, Kamlesh Kishore 2, Priyanka Nidhi 3, Pushpakumari 4, Vikrantkumar 5 1, 2 Assistant Professor, 3,4,5 B.Tech Scholar 1,2,3,4,5 Dept. of ECE, RTC Institute
More informationInternational Journal of Scientific & Engineering Research, Volume 5, Issue 9, September ISSN
International Journal of Scientific & Engineering Research, Volume 5, Issue 9, September-2014 917 The Power Optimization of Linear Feedback Shift Register Using Fault Coverage Circuits K.YARRAYYA1, K CHITAMBARA
More informationImplementation of Memory Based Multiplication Using Micro wind Software
Implementation of Memory Based Multiplication Using Micro wind Software U.Palani 1, M.Sujith 2,P.Pugazhendiran 3 1 IFET College of Engineering, Department of Information Technology, Villupuram 2,3 IFET
More informationLUT Design Using OMS Technique for Memory Based Realization of FIR Filter
International Journal of Emerging Engineering Research and Technology Volume. 2, Issue 6, September 2014, PP 72-80 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) LUT Design Using OMS Technique for Memory
More informationVLSI Technology used in Auto-Scan Delay Testing Design For Bench Mark Circuits
VLSI Technology used in Auto-Scan Delay Testing Design For Bench Mark Circuits N.Brindha, A.Kaleel Rahuman ABSTRACT: Auto scan, a design for testability (DFT) technique for synchronous sequential circuits.
More informationA Flexible FPGA communication
A Flexible FPGA communication Shubha Hiremath 1, Meghana Kulkarni 2 1 MTech student, Department of VLSI Design and Embedded systems, VTU Belgavi, Karnataka, India 2 Associate Professor, Department of VLSI
More informationIMPLEMENTATION OF A BINARY SELECTION SYSTEM CREATED IN XILINX USING FPGA
ANNALS of Faculty Engineering Hunedoara International Journal of Engineering Tome XV [2017] Fascicule 3 [August] ISSN: 1584-2665 [print; online] ISSN: 1584-2673 [CD-Rom; online] a free-access multidisciplinary
More informationInnovative Fast Timing Design
Innovative Fast Timing Design Solution through Simultaneous Processing of Logic Synthesis and Placement A new design methodology is now available that offers the advantages of enhanced logical design efficiency
More informationDigital Electronic Circuits Design & Laboratory Guideline
D.2. Encoders Often we use diverse peripheral devices such as switches, numeric keypads and more in order to interface the analog world with the digital one and, along with the usage of these devices,
More informationContents Circuits... 1
Contents Circuits... 1 Categories of Circuits... 1 Description of the operations of circuits... 2 Classification of Combinational Logic... 2 1. Adder... 3 2. Decoder:... 3 Memory Address Decoder... 5 Encoder...
More information[Dharani*, 4.(8): August, 2015] ISSN: (I2OR), Publication Impact Factor: 3.785
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY IMPLEMENTATION OF ADDRESS GENERATOR FOR WiMAX DEINTERLEAVER ON FPGA T. Dharani*, C.Manikanta * M. Tech scholar in VLSI System
More informationIndividual Project Report
EN 3542: Digital Systems Design Individual Project Report Pseudo Random Number Generator using Linear Feedback shift registers Index No: Name: 110445D I.W.A.S.U. Premaratne 1. Problem: Random numbers are
More informationGuidance For Scrambling Data Signals For EMC Compliance
Guidance For Scrambling Data Signals For EMC Compliance David Norte, PhD. Abstract s can be used to help mitigate the radiated emissions from inherently periodic data signals. A previous paper [1] described
More informationUniversity of Pennsylvania Department of Electrical and Systems Engineering. Digital Design Laboratory. Lab8 Calculator
University of Pennsylvania Department of Electrical and Systems Engineering Digital Design Laboratory Purpose Lab Calculator The purpose of this lab is: 1. To get familiar with the use of shift registers
More informationPalestine Technical College. Engineering Professions Department. EEE Digital Logic Fundamentals. Experiment 2.
Palestine Technical ollege Engineering Professions epartment EEE - Experiment ode onverters # Student No Name Surname Sign Fall 07-0 EEE Objectives: uild a Gray code to binary converter. Use design steps
More information