University of Maiduguri Faculty of Engineering Seminar Series Volume 6, december 2015
|
|
- Alyson Brown
- 6 years ago
- Views:
Transcription
1 University of Maiduguri Faculty of Engineering Seminar Series Volume 6, december BIT SERIAL ADDER WITH ACCUMULATOR: MODELLING AND DESIGN USING SIMULINK, HARDWARE REALIZATION USING SPARTAN 6 FPGA P. Y. Dibal and C. U. Ngene Department of Computer Engineering, University of Maiduguri yoksa77@gmail.com; Abstract A serial adder with accumulator is an important digital electronic component used extensively in addition operations. In this paper, the modelling and design of a 4-bit serial adder with an accumulator is carried presented using Simulink, and then realized using the Spartan-6 FPGA. Modelling of electronic components is usually a challenging task, as it involves the use of equations which describe the component to be modelled and imagination about what the behaviour of the component should look like. The paper begins with the introduction, in which the length and breadth of the application of the serial adder with accumulator is discussed. The paper then presents the methodology of the design, which involves the use Simulink the block based modelling of MATLAB. Each sub-section of the serial adder with accumulator, which includes the control circuit, shift registers, full adder, and the D-flip flop are then analyzed and then modelled using Simulink. Using a data set in a table, the operation of the serial adder with accumulator is described analytically by considering four clock cycles. Using the model achieved in Simulink, the design is then realized in Hardware Description Language, from which a bitstream file is generated and then applied to the Spartan-6 FPGA. The results of the modelling in Simulink are compared with that of the Spartan-6 FPGA, and a conclusion is finally drawn, which confirms that stated objective of the paper has been realized. Keywords: FPGA (Field Programmable Gate Array), LED (Light Emitting Diode), SI (Serial Input), Sh (Shift) 1.0 Introduction Addition is an important operation in digital electronics, digital signal processing, control system, and biomedical image processing. The performance of a digital system in terms of speed and accuracy is greatly determined by the performance of the adders in that digital system. Adders are very critical components in digital systems because of the fact they are extensively used in fundamental digital operations such as multiplication, division, and subtraction. Most DSP algorithms perform multiplication and accumulation processes; the multiplication processes rely heavily on adders. Hence, the performance of a digital adder greatly affects the performance of circuits that execute binary operations. Adders come in various flavors and complexity, and the choice of what type of adder to use depends on the performance required and the speed with which the binary operation is to be performed. For instance, the Kogge-stone adder (Rahda, M. et al, 2013) also called a parallel prefix adder is a high-performance adder with a very fast computation time. Other types of adders are the ripple carry adder, carry look ahead adder, carry save adder, and carry select adder (Illakiya, P. et al, 2014). Serial binary addition is a binary Seminar Series Volume 6, 2015 Page 39
2 operation that is achieved using a flip-flop and a full adder. The carry-out signal from the full adder is fed to the flip-flop on each clock cycle. The serial adder with accumulator (Karris, 2007) shown in figure 1 is a special type of adder that uses two shift registers, a D flip-flop, a full adder, and a control circuit to achieve serial binary addition. Figure 1.1: Serial Adder with Accumulator 2.0 Methodology In order to achieve successful modelling and design implementation of the serial adder with accumulator, the paper presents a 4-bit serial adder with accumulator in figure 2.1 as shown below. Figure 2.1: 4-bit Serial adder with accumulator Figure 2.1 shows the 4-bit serial adder with accumulator, comprising four sub-sections, i.e. the control circuit, the two shift registers, the full adder and the D flip-flop. 2.1 Control circuit The control circuit is designed such that when it receives a start signal N, it will output another signal Sh = 1 for four clock cycles. In each of the clock cycles, the value of the start signal N determines the value of Sh as shown by the state graph in figure 2.2 Seminar Series, Volume 6, 2015 Page 40
3 Figure 2.2: State graph of control circuit The state graph shows that when the control circuit is in state S0, the control circuit remains in that state as long as N = 0. However, as soon as N = 1, the control circuit transits to state S1, outputting Sh=1. From state S1 to S3, the control circuit outputs Sh = 1 regardless of the value of N. From the foregoing description, the state graph is clearly a Mealy machine. 2.2 Shift registers The shift register (Anil, 2007) is used for data storage, and data transfer. The shift register usually forms an important bridge between main digital systems and an input/output channel; hence, the data appearing at the output of the shift register could be data of an encoding matrix, or data present at the output of a microprocessor waiting to be fed to the driver circuitry of output devices. The two shift registers shown in figure 2.1 are 4-bit serial-in serial-out shift registers implemented using D flip-flops. Figure 2.3 below shows the structure (Anil, 2007) of this type of shift register. Figure 2.3: Serial-in Serial-out shift register The operation of the shift-register is such that when a CLEAR signal is asserted, all the flip-flop resets their Q outputs to 0s. The flip-flops shown in figure 2.3 respond to the LOW-to-HIGH transition of the clock pulses as indicated by their logic symbols. In figure 2.4, during the first clock transition, the QA output transits from 0 to 1 ; the outputs of the other flip-flops remain Seminar Series, Volume 6, 2015 Page 41
4 Figure 2.4: Waveform analysis of 4-bit Serial-in Serial-out shift register in the logic 0 state as their D inputs were in the logic 0 state at the time of clock transition. During the second clock transition, the QA output goes from 1 to 0 and QB output goes from 0 to 1. In the third clock transition, QC output goes from 0 to 1, QB output goes from 1 to 0. In the fourth clock cycle, QD output goes from 0 to 1, QC output goes from 1 to 0. Hence, a logic 1 bit present at the data input prior to the occurrence of the first clock, reaches the QD output at the end of four clock transitions. The design shown in figure 2.1 has two 4-bit shift registers that will hold the two 4-bit numbers to be added. At the left of each shift register is a box, which has three inputs, namely Shift (Sh), Serial Input (SI), and the clock input. The mechanism of operation of the shift registers is such that when Sh = 1 and the clock is pulsed, SI goes into x3 (or y3) as the contents of the register are shifted right one position. The accumulator, which is the X register has its content replaced by the sum of X and Y after four bits. The addend, which is the Y register is connected in a cyclic fashion such that its original content is restored after four bits. 2.3 Full adder The full adder (Anil, 2007) shown in figure 2.5, is a digital circuit that adds three bits (xi, yi, ci) to produce a SUM and a CARRY output. The operation of the full adder is characterized (Brown and Vranesic, 2009) by the following equations and truth table. Seminar Series, Volume 6, 2015 Page 42
5 Table 2.1: Truth table for a full adder Figure 2.5: Full adder In the design shown in figure 2.1, the SUM output of the full adder is fed into the SI input of the accumulator, while the CARRY output of the full adder is fed into the D-input of a D flip flop, which is then clocked out as the ci input of the full adder. 2.4 Carry D flip-flop The D flip-flop used in this design is a carry D flip-flop because the D input of the flipflop obtains its signal from carry output of the full adder. The clock input of the carry D flip-flop is connected in such a way that only when Sh = 1 AND the clock is pulsed that the D flip-flop will transfer the content of its D input to the Q output. 2.5 Design operation The operation of the 4-bit serial adder with accumulator is illustrated by table 2.2 below. Table 2.2: Data operation of a 4-bit serial adder At time t0, the full adder has the inputs x0 = 1, y0 = 1, and ci = 0; hence sum0 = 0 and ci+1 = 1. When the first clock occurs, sum0 is shifted into the accumulator, whereas the Seminar Series, Volume 6, 2015 Page 43
6 remaining digits in the accumulator are shifted right one position. The same shift pulse stores c1 in the carry flip-flop and cycles the addend register right one position. The next pair of bits, x1 = 0 and y1 = 1, are now at the full adder input, and the adder generates the sum and carry, sum1 = 0 and c2 = 1. The second clock pulse shifts sum1 into the accumulator, stores c2 in the carry flip-flop and cycles the addend register right. Bits x2 and y2 are now at the adder input, and the process continues until all bit pairs have been added. After four clocks (time t4), the sum of X and Y is in the accumulator, and the addend register is back to its original state. 3.0 Design/modelling The design and modelling of the 4-bit serial adder with accumulator is executed using Simulink. The Simulink tool is the graphical version of MATLAB, and it is very powerful and versatile. The design is broken into parts, starting from the control circuit right through to the full adder. 3.1 Control circuit design/modelling Figure 3.1 below shows the design/modelling of the control circuit in Simulink. Figure 3.1: Simulink Design/Model of Control circuit 3.2 Shift register design/modelling The Accumulator, and the Addend are both 4-bit shift registers. The design of the 4-bit shift register was realised in Simulink as shown in figure 3.2: Seminar Series, Volume 6, 2015 Page 44
7 Figure 3.2: Simulink Design/Model of Shift Register 3.3 Full adder design/modelling The full adder as shown in figure 2.5, is characterized (Anil, 2007) by the following equations: The design of the full adder in Simulink is shown in figure 3.3 below: Figure 3.3: Simulink Design/Model of full adder The complete design/model of the system is shown in figure 3.4. Figure 3.4: 4-bit Serial Adder with Accumulator Design/Model in Simulink Seminar Series, Volume 6, 2015 Page 45
8 4.0 Simulation results and analysis Upon simulation the following results were obtained as depicted in figure 4.1 Figure 4.1: Simulation results of 4-bit Serial Adder with Accumulator As can be seen in figure 4.1 at t0, the Accumulator has the value 0101, while the Addend has the value 0111; this confirms the data value shown in table 2.2. At time t4, the Accumulator has the value 1100, while the Addend has the value 0111; this again confirms the data value in table Hardware realisation using spartan-6 FPGA Having successfully designed and modelled the 4-bit serial adder with accumulator in Simulink, the next step is to effect the hardware realization using the Spartan-6 FPGA, which is housed on the Nexys-3 board, a product of Digilent Inc. Figure 5.1 shows the Spartan-6 FPGA (Nexys-3 Manual, 2013). Figure 5.1: The Spartan-6 FPGA Seminar Series, Volume 6, 2015 Page 46
9 The Spartan-6 FPGA is connected to 8 LEDs, as shown in figure 5.1. Hence we will connect the Addend register from LD7 to LD4, and the Accumulator from LD7 to LD0. With this configuration, the hardware realization is shown in figure 5.2. Figure 5.2: Spartan-6 FPGA hardware realization 6.0 Conclusion The modelling/design of a 4-bit serial adder with accumulator was achieved using Simulink, and the hardware realization using Spartan-6 FPGA was also realized. From the results obtained, it was seen clearly that the 4-bit serial adder with accumulator functioned exactly as was described in the data operation table of the design. References Anil, K.M., Digital Electronics: Principles, Devices, and Applications. West Sussex. John Wiley & Sons Brown, S., Vranesic, Z., Fundamentals of Digital Logic with VHDL Design. 3 rd Ed. New York. McGraw-Hill Digilent Inc Nexys 3 Board Reference Manual. Illakiya, P., Somasundareshwari, D., Babukannan, D., Design of Low Power Fir Filter with Differnt type of Adder and Multiplier Analysis Based on Distributed Arithmetic. Journal of NanoScience and NanoTechnology. Vol 2(5) pp Karris, S,T.,2007. Digital Circuit Analysis and Design with Simulink Modelling. 2 nd Ed. California. Orchard Publications Rahda, M., Srinivasarao, C,H., Rao, S, M., A novel Approach of an Efficient High BIT Serial Multiplier Design using Ripple Counters and Full Adder. International Journal of software & Hardware Research in Engineering. Vol 1(2) pp. 1-6 Seminar Series, Volume 6, 2015 Page 47
Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath
Objectives Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath In the previous chapters we have studied how to develop a specification from a given application, and
More informationLogic Design II (17.342) Spring Lecture Outline
Logic Design II (17.342) Spring 2012 Lecture Outline Class # 03 February 09, 2012 Dohn Bowden 1 Today s Lecture Registers and Counters Chapter 12 2 Course Admin 3 Administrative Admin for tonight Syllabus
More informationComputer Organization & Architecture Lecture #5
Computer Organization & Architecture Lecture #5 Shift Register A shift register is a register in which binary data can be stored and then shifted left or right when a shift signal is applied. Bits shifted
More informationDIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute
DIGITAL TECHNICS Dr. Bálint Pődör Óbuda University, Microelectronics and Technology Institute 7. LECTURE: REGISTERS, COUNTERS AND SERIAL ARITHMETIC CIRCUITS st (Autumn) term 208/209 7. LECTURE: REGISTERS,
More informationCHAPTER 6 COUNTERS & REGISTERS
CHAPTER 6 COUNTERS & REGISTERS 6.1 Asynchronous Counter 6.2 Synchronous Counter 6.3 State Machine 6.4 Basic Shift Register 6.5 Serial In/Serial Out Shift Register 6.6 Serial In/Parallel Out Shift Register
More informationPrevious Lecture Sequential Circuits. Slide Summary of contents covered in this lecture. (Refer Slide Time: 01:55)
Previous Lecture Sequential Circuits Digital VLSI System Design Prof. S. Srinivasan Department of Electrical Engineering Indian Institute of Technology, Madras Lecture No 7 Sequential Circuit Design Slide
More informationContents Circuits... 1
Contents Circuits... 1 Categories of Circuits... 1 Description of the operations of circuits... 2 Classification of Combinational Logic... 2 1. Adder... 3 2. Decoder:... 3 Memory Address Decoder... 5 Encoder...
More informationDIGITAL REGISTERS. Serial Input Serial Output. Block Diagram. Operation
DIGITAL REGISTERS http://www.tutorialspoint.com/computer_logical_organization/digital_registers.htm Copyright tutorialspoint.com Flip-flop is a 1 bit memory cell which can be used for storing the digital
More information1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.
[Question 1 is compulsory] 1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. Figure 1.1 b) Minimize the following Boolean functions:
More informationAnalogue Versus Digital [5 M]
Q.1 a. Analogue Versus Digital [5 M] There are two basic ways of representing the numerical values of the various physical quantities with which we constantly deal in our day-to-day lives. One of the ways,
More informationAsynchronous (Ripple) Counters
Circuits for counting events are frequently used in computers and other digital systems. Since a counter circuit must remember its past states, it has to possess memory. The chapter about flip-flops introduced
More information(Refer Slide Time: 2:00)
Digital Circuits and Systems Prof. Dr. S. Srinivasan Department of Electrical Engineering Indian Institute of Technology, Madras Lecture #21 Shift Registers (Refer Slide Time: 2:00) We were discussing
More informationMicroprocessor Design
Microprocessor Design Principles and Practices With VHDL Enoch O. Hwang Brooks / Cole 2004 To my wife and children Windy, Jonathan and Michelle Contents 1. Designing a Microprocessor... 2 1.1 Overview
More informationMODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100
MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER 2016 CS 203: Switching Theory and Logic Design Time: 3 Hrs Marks: 100 PART A ( Answer All Questions Each carries 3 Marks )
More informationLogic Design II (17.342) Spring Lecture Outline
Logic Design II (17.342) Spring 2012 Lecture Outline Class # 05 February 23, 2012 Dohn Bowden 1 Today s Lecture Analysis of Clocked Sequential Circuits Chapter 13 2 Course Admin 3 Administrative Admin
More informationDigital Fundamentals: A Systems Approach
Digital Fundamentals: A Systems Approach Counters Chapter 8 A System: Digital Clock Digital Clock: Counter Logic Diagram Digital Clock: Hours Counter & Decoders Finite State Machines Moore machine: One
More informationWINTER 15 EXAMINATION Model Answer
Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate
More informationSwitching Circuits & Logic Design, Fall Final Examination (1/13/2012, 3:30pm~5:20pm)
Switching Circuits & Logic Design, Fall 2011 Final Examination (1/13/2012, 3:30pm~5:20pm) Problem 1: (15 points) Consider a new FF with three inputs, S, R, and T. No more than one of these inputs can be
More informationCollections of flip-flops with similar controls and logic
Ensembles of flip-flops Registers Shift registers Counters Autumn 2010 CSE370 - XV - Registers and Counters 1 Registers Collections of flip-flops with similar controls and logic stored values somehow related
More information3/5/2017. A Register Stores a Set of Bits. ECE 120: Introduction to Computing. Add an Input to Control Changing a Register s Bits
University of Illinois at Urbana-Champaign Dept. of Electrical and Computer Engineering ECE 120: Introduction to Computing Registers A Register Stores a Set of Bits Most of our representations use sets
More informationRegisters and Counters
Registers and Counters A register is a group of flip-flops which share a common clock An n-bit register consists of a group of n flip-flops capable of storing n bits of binary information May have combinational
More information2. Counter Stages or Bits output bits least significant bit (LSB) most significant bit (MSB) 3. Frequency Division 4. Asynchronous Counters
2. Counter Stages or Bits The number of output bits of a counter is equal to the flip-flop stages of the counter. A MOD-2 n counter requires n stages or flip-flops in order to produce a count sequence
More informationCHAPTER 4 RESULTS & DISCUSSION
CHAPTER 4 RESULTS & DISCUSSION 3.2 Introduction This project aims to prove that Modified Baugh-Wooley Two s Complement Signed Multiplier is one of the high speed multipliers. The schematic of the multiplier
More informationDIGITAL SYSTEM DESIGN UNIT I (2 MARKS)
DIGITAL SYSTEM DESIGN UNIT I (2 MARKS) 1. Convert Binary number (111101100) 2 to Octal equivalent. 2. Convert Binary (1101100010011011) 2 to Hexadecimal equivalent. 3. Simplify the following Boolean function
More informationKeywords Xilinx ISE, LUT, FIR System, SDR, Spectrum- Sensing, FPGA, Memory- optimization, A-OMS LUT.
An Advanced and Area Optimized L.U.T Design using A.P.C. and O.M.S K.Sreelakshmi, A.Srinivasa Rao Department of Electronics and Communication Engineering Nimra College of Engineering and Technology Krishna
More informationCSC Computer Architecture and Organization
S 37 - omputer Architecture and Organization Lecture 6: Registers and ounters Registers A register is a group of flip-flops. Each flip-flop stores one bit of data; n flip-flops are required to store n
More informationIntroduction. Serial In - Serial Out Shift Registers (SISO)
Introduction Shift registers are a type of sequential logic circuit, mainly for storage of digital data. They are a group of flip-flops connected in a chain so that the output from one flip-flop becomes
More informationFlip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari
Sequential Circuits The combinational circuit does not use any memory. Hence the previous state of input does not have any effect on the present state of the circuit. But sequential circuit has memory
More informationPrinciples of Computer Architecture. Appendix A: Digital Logic
A-1 Appendix A - Digital Logic Principles of Computer Architecture Miles Murdocca and Vincent Heuring Appendix A: Digital Logic A-2 Appendix A - Digital Logic Chapter Contents A.1 Introduction A.2 Combinational
More informationScanned by CamScanner
NAVEEN RAJA VELCHURI DSD & Digital IC Applications Example: 2-bit asynchronous up counter: The 2-bit Asynchronous counter requires two flip-flops. Both flip-flop inputs are connected to logic 1, and initially
More informationSolution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,
Solution to Digital Logic -2067 Solution to digital logic 2067 1.)What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it, A Magnitude comparator is a combinational
More informationSequential Logic Basics
Sequential Logic Basics Unlike Combinational Logic circuits that change state depending upon the actual signals being applied to their inputs at that time, Sequential Logic circuits have some form of inherent
More informationproblem maximum score 1 28pts 2 10pts 3 10pts 4 15pts 5 14pts 6 12pts 7 11pts total 100pts
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Sciences EECS150 J. Wawrzynek Spring 2002 4/5/02 Midterm Exam II Name: Solutions ID number:
More informationChapter 3 Unit Combinational
EE 200: Digital Logic Circuit Design Dr Radwan E Abdel-Aal, COE Logic and Computer Design Fundamentals Chapter 3 Unit Combinational 5 Registers Logic and Design Counters Part Implementation Technology
More informationCHAPTER 4: Logic Circuits
CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits
More informationMODULE 3. Combinational & Sequential logic
MODULE 3 Combinational & Sequential logic Combinational Logic Introduction Logic circuit may be classified into two categories. Combinational logic circuits 2. Sequential logic circuits A combinational
More informationChapter Contents. Appendix A: Digital Logic. Some Definitions
A- Appendix A - Digital Logic A-2 Appendix A - Digital Logic Chapter Contents Principles of Computer Architecture Miles Murdocca and Vincent Heuring Appendix A: Digital Logic A. Introduction A.2 Combinational
More informationDigital Logic Design ENEE x. Lecture 19
Digital Logic Design ENEE 244-010x Lecture 19 Announcements Homework 8 due on Monday, 11/23. Agenda Last time: Timing Considerations (6.3) Master-Slave Flip-Flops (6.4) This time: Edge-Triggered Flip-Flops
More informationChapter 4. Logic Design
Chapter 4 Logic Design 4.1 Introduction. In previous Chapter we studied gates and combinational circuits, which made by gates (AND, OR, NOT etc.). That can be represented by circuit diagram, truth table
More information1. Convert the decimal number to binary, octal, and hexadecimal.
1. Convert the decimal number 435.64 to binary, octal, and hexadecimal. 2. Part A. Convert the circuit below into NAND gates. Insert or remove inverters as necessary. Part B. What is the propagation delay
More informationExperiment 8 Introduction to Latches and Flip-Flops and registers
Experiment 8 Introduction to Latches and Flip-Flops and registers Introduction: The logic circuits that have been used until now were combinational logic circuits since the output of the device depends
More information(Refer Slide Time: 2:03)
(Refer Slide Time: 2:03) Digital Circuits and Systems Prof. S. Srinivasan Department of Electrical Engineering Indian Institute of Technology, Madras Lecture # 22 Application of Shift Registers Today we
More informationFlip-Flops and Sequential Circuit Design
Flip-Flops and Sequential Circuit Design ECE 52 Summer 29 Reading ssignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7.5 T Flip-Flop 7.5. Configurable Flip-Flops 7.6
More informationSerial In/Serial Left/Serial Out Operation
Shift Registers The need to storage binary data was discussed earlier. In digital circuits multi-bit data has to be stored temporarily until it is processed. A flip-flop is able to store a single binary
More informationCHAPTER 6 DESIGN OF HIGH SPEED COUNTER USING PIPELINING
149 CHAPTER 6 DESIGN OF HIGH SPEED COUNTER USING PIPELINING 6.1 INTRODUCTION Counters act as important building blocks of fast arithmetic circuits used for frequency division, shifting operation, digital
More informationENGG2410: Digital Design Lab 5: Modular Designs and Hierarchy Using VHDL
ENGG2410: Digital Design Lab 5: Modular Designs and Hierarchy Using VHDL School of Engineering, University of Guelph Fall 2017 1 Objectives: Start Date: Week #7 2017 Report Due Date: Week #8 2017, in the
More informationChapter 3. Boolean Algebra and Digital Logic
Chapter 3 Boolean Algebra and Digital Logic Chapter 3 Objectives Understand the relationship between Boolean logic and digital computer circuits. Learn how to design simple logic circuits. Understand how
More informationLogic and Computer Design Fundamentals. Chapter 7. Registers and Counters
Logic and Computer Design Fundamentals Chapter 7 Registers and Counters Registers Register a collection of binary storage elements In theory, a register is sequential logic which can be defined by a state
More informationBCN1043. By Dr. Mritha Ramalingam. Faculty of Computer Systems & Software Engineering
BCN1043 By Dr. Mritha Ramalingam Faculty of Computer Systems & Software Engineering mritha@ump.edu.my http://ocw.ump.edu.my/ authors Dr. Mohd Nizam Mohmad Kahar (mnizam@ump.edu.my) Jamaludin Sallim (jamal@ump.edu.my)
More informationDIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS
COURSE / CODE DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS One common requirement in digital circuits is counting, both forward and backward. Digital clocks and
More informationModule -5 Sequential Logic Design
Module -5 Sequential Logic Design 5.1. Motivation: In digital circuit theory, sequential logic is a type of logic circuit whose output depends not only on the present value of its input signals but on
More informationDEPARTMENT OF COMPUTER SCIENCE & ENGINEERING
DRONACHARYA GROUP OF INSTITUTIONS, GREATER NOIDA Affiliated to Mahamaya Technical University, Noida Approved by AICTE DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Lab Manual for Computer Organization Lab
More informationFinal Exam review: chapter 4 and 5. Supplement 3 and 4
Final Exam review: chapter 4 and 5. Supplement 3 and 4 1. A new type of synchronous flip-flop has the following characteristic table. Find the corresponding excitation table with don t cares used as much
More informationRS flip-flop using NOR gate
RS flip-flop using NOR gate Triggering and triggering methods Triggering : Applying train of pulses, to set or reset the memory cell is known as Triggering. Triggering methods:- There are basically two
More informationIntroduction to Sequential Logic Circuits (Class /16/12)
Introduction to Sequential ogic Circuits (Class 8.1 10/16/12) CSE 2441 Introduction to igital ogic Fall 2012 Instructor Bill Carroll, Professor of CSE Sequential circuit models Block diagram State diagrams
More informationD Latch (Transparent Latch)
D Latch (Transparent Latch) -One way to eliminate the undesirable condition of the indeterminate state in the SR latch is to ensure that inputs S and R are never equal to 1 at the same time. This is done
More informationL5 Sequential Circuit Design
L Sequential Circuit Design Sequential Circuit Design Mealy and Moore Characteristic Equations Design Procedure Example Sequential Problem from specification to implementation Ref: Unit 14 of text 9/2/2012
More informationCounter dan Register
Counter dan Register Introduction Circuits for counting events are frequently used in computers and other digital systems. Since a counter circuit must remember its past states, it has to possess memory.
More informationCHAPTER 4: Logic Circuits
CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits
More informationRead-only memory (ROM) Digital logic: ALUs Sequential logic circuits. Don't cares. Bus
Digital logic: ALUs Sequential logic circuits CS207, Fall 2004 October 11, 13, and 15, 2004 1 Read-only memory (ROM) A form of memory Contents fixed when circuit is created n input lines for 2 n addressable
More informationChapter 6 Registers and Counters
EEA051 - Digital Logic 數位邏輯 Chapter 6 Registers and Counters 吳俊興國立高雄大學資訊工程學系 January 2006 Chapter 6 Registers and Counters 6-1 Registers 6-2 Shift Registers 6-3 Ripple Counters 6-4 Synchronous Counters
More informationDIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute
27.2.2. DIGITAL TECHNICS Dr. Bálint Pődör Óbuda University, Microelectronics and Technology Institute 6. LECTURE (ANALYSIS AND SYNTHESIS OF SYNCHRONOUS SEQUENTIAL CIRCUITS) 26/27 6. LECTURE Analysis and
More informationVignana Bharathi Institute of Technology UNIT 4 DLD
DLD UNIT IV Synchronous Sequential Circuits, Latches, Flip-flops, analysis of clocked sequential circuits, Registers, Shift registers, Ripple counters, Synchronous counters, other counters. Asynchronous
More informationCounters
Counters A counter is the most versatile and useful subsystems in the digital system. A counter driven by a clock can be used to count the number of clock cycles. Since clock pulses occur at known intervals,
More informationRegisters. Unit 12 Registers and Counters. Registers (D Flip-Flop based) Register Transfers (example not out of text) Accumulator Registers
Unit 2 Registers and Counters Fundamentals of Logic esign EE2369 Prof. Eric Maconald Fall Semester 23 Registers Groups of flip-flops Can contain data format can be unsigned, 2 s complement and other more
More informationElectrical and Telecommunications Engineering Technology_TCET3122/TC520. NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York
NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York DEPARTMENT: SUBJECT CODE AND TITLE: COURSE DESCRIPTION: REQUIRED: Electrical and Telecommunications Engineering Technology TCET 3122/TC
More informationField Programmable Gate Arrays (FPGAs)
Field Programmable Gate Arrays (FPGAs) Introduction Simulations and prototyping have been a very important part of the electronics industry since a very long time now. Before heading in for the actual
More informationREPEAT EXAMINATIONS 2002
REPEAT EXAMINATIONS 2002 EE101 Digital Electronics Solutions Question 1. An engine has 4 fail-safe sensors. The engine should keep running unless any of the following conditions arise: o If sensor 2 is
More informationRegisters & Counters. Logic and Digital System Design - CS 303 Erkay Savaş Sabanci University
Registers & ounters Logic and igital System esign - S 33 Erkay Savaş Sabanci University Registers Registers like counters are clocked sequential circuits A register is a group of flip-flops Each flip-flop
More informationVTU NOTES QUESTION PAPERS NEWS RESULTS FORUMS Registers
Registers Registers are a very important digital building block. A data register is used to store binary information appearing at the output of an encoding matrix.shift registers are a type of sequential
More informationComputer Architecture and Organization
A-1 Appendix A - Digital Logic Computer Architecture and Organization Miles Murdocca and Vincent Heuring Appendix A Digital Logic A-2 Appendix A - Digital Logic Chapter Contents A.1 Introduction A.2 Combinational
More informationASYNCHRONOUS COUNTER CIRCUITS
ASYNCHRONOUS COUNTER CIRCUITS Asynchronous counters do not have a common clock that controls all the Hipflop stages. The control clock is input into the first stage, or the LSB stage of the counter. The
More informationCOE328 Course Outline. Fall 2007
COE28 Course Outline Fall 2007 1 Objectives This course covers the basics of digital logic circuits and design. Through the basic understanding of Boolean algebra and number systems it introduces the student
More informationECSE-323 Digital System Design. Datapath/Controller Lecture #1
1 ECSE-323 Digital System Design Datapath/Controller Lecture #1 2 Synchronous Digital Systems are often designed in a modular hierarchical fashion. The system consists of modular subsystems, each of which
More informationLecture 12. Amirali Baniasadi
CENG 24 Digital Design Lecture 2 Amirali Baniasadi amirali@ece.uvic.ca This Lecture Chapter 6: Registers and Counters 2 Registers Sequential circuits are classified based in their function, e.g., registers.
More informationRS flip-flop using NOR gate
RS flip-flop using NOR gate Triggering and triggering methods Triggering : Applying train of pulses, to set or reset the memory cell is known as Triggering. Triggering methods:- There are basically two
More informationUNIT III. Combinational Circuit- Block Diagram. Sequential Circuit- Block Diagram
UNIT III INTRODUCTION In combinational logic circuits, the outputs at any instant of time depend only on the input signals present at that time. For a change in input, the output occurs immediately. Combinational
More informationSequential Logic Notes
Sequential Logic Notes Andrew H. Fagg igital logic circuits composed of components such as AN, OR and NOT gates and that do not contain loops are what we refer to as stateless. In other words, the output
More informationWhy FPGAs? FPGA Overview. Why FPGAs?
Transistor-level Logic Circuits Positive Level-sensitive EECS150 - Digital Design Lecture 3 - Field Programmable Gate Arrays (FPGAs) January 28, 2003 John Wawrzynek Transistor Level clk clk clk Positive
More informationChapter 6. Flip-Flops and Simple Flip-Flop Applications
Chapter 6 Flip-Flops and Simple Flip-Flop Applications Basic bistable element It is a circuit having two stable conditions (states). It can be used to store binary symbols. J. C. Huang, 2004 Digital Logic
More informationCPS311 Lecture: Sequential Circuits
CPS311 Lecture: Sequential Circuits Last revised August 4, 2015 Objectives: 1. To introduce asynchronous and synchronous flip-flops (latches and pulsetriggered, plus asynchronous preset/clear) 2. To introduce
More informationLATCHES & FLIP-FLOP. Chapter 7
LATCHES & FLIP-FLOP Chapter 7 INTRODUCTION Latch and flip flops are categorized as bistable devices which have two stable states,called SET and RESET. They can retain either of this states indefinitely
More informationAdvanced Devices. Registers Counters Multiplexers Decoders Adders. CSC258 Lecture Slides Steve Engels, 2006 Slide 1 of 20
Advanced Devices Using a combination of gates and flip-flops, we can construct more sophisticated logical devices. These devices, while more complex, are still considered fundamental to basic logic design.
More informationTMEL53, DIGITALTEKNIK. INTRODUCTION TO SYNCHRONOUS CIRCUITS, FLIP-FLOPS and COUNTERS
LINKÖPING UNIVERSITY Department of Electrical Engineering TMEL53, DIGITALTEKNIK INTRODUCTION TO SYNCHRONOUS CIRCUITS, FLIP-FLOPS and COUNTERS Mario Garrido Gálvez mario.garrido.galvez@liu.se Linköping,
More informationName Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers
EEE 304 Experiment No. 07 Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers Important: Submit your Prelab at the beginning of the lab. Prelab 1: Construct a S-R Latch and
More informationMC9211 Computer Organization
MC9211 Computer Organization Unit 2 : Combinational and Sequential Circuits Lesson2 : Sequential Circuits (KSB) (MCA) (2009-12/ODD) (2009-10/1 A&B) Coverage Lesson2 Outlines the formal procedures for the
More informationLecture 8: Sequential Logic
Lecture 8: Sequential Logic Last lecture discussed how we can use digital electronics to do combinatorial logic we designed circuits that gave an immediate output when presented with a given set of inputs
More informationFPGA Hardware Resource Specific Optimal Design for FIR Filters
International Journal of Computer Engineering and Information Technology VOL. 8, NO. 11, November 2016, 203 207 Available online at: www.ijceit.org E-ISSN 2412-8856 (Online) FPGA Hardware Resource Specific
More informationEET2411 DIGITAL ELECTRONICS
5-8 Clocked D Flip-FlopFlop One data input. The output changes to the value of the input at either the positive going or negative going clock trigger. May be implemented with a J-K FF by tying the J input
More informationFPGA Implementation of DA Algritm for Fir Filter
International Journal of Computational Engineering Research Vol, 03 Issue, 8 FPGA Implementation of DA Algritm for Fir Filter 1, Solmanraju Putta, 2, J Kishore, 3, P. Suresh 1, M.Tech student,assoc. Prof.,Professor
More informationMODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1
DAY MODU LE TOPIC QUESTIONS Day 1 Day 2 Day 3 Day 4 I Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation Phase Shift Wein Bridge oscillators.
More informationMarch 13, :36 vra80334_appe Sheet number 1 Page number 893 black. appendix. Commercial Devices
March 13, 2007 14:36 vra80334_appe Sheet number 1 Page number 893 black appendix E Commercial Devices In Chapter 3 we described the three main types of programmable logic devices (PLDs): simple PLDs, complex
More informationCMOS Design Analysis of 4 Bit Shifters 1 Baljot Kaur, M.E Scholar, Department of Electronics & Communication Engineering, National
CMOS Design Analysis of 4 Bit Shifters 1 Baljot Kaur, M.E Scholar, Department of Electronics & Communication Engineering, National Institute of Technical Teachers Training & Research, Chandigarh, UT, (India),
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 6 Following the slides of Dr. Ahmed H. Madian ذو الحجة 1438 ه Winter
More informationDALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 220. Experiment 4 - Latches and Flip-Flops
DLHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 0 Experiment - Latches and Flip-Flops Objectives:. To implement an RS latch memory element. To implement a JK
More informationDistributed Arithmetic Unit Design for Fir Filter
Distributed Arithmetic Unit Design for Fir Filter ABSTRACT: In this paper different distributed Arithmetic (DA) architectures are proposed for Finite Impulse Response (FIR) filter. FIR filter is the main
More informationLong and Fast Up/Down Counters Pushpinder Kaur CHOUHAN 6 th Jan, 2003
1 Introduction Long and Fast Up/Down Counters Pushpinder Kaur CHOUHAN 6 th Jan, 2003 Circuits for counting both forward and backward events are frequently used in computers and other digital systems. Digital
More informationFlip-flop and Registers
ECE 322 Digital Design with VHDL Flip-flop and Registers Lecture Textbook References n Sequential Logic Review Stephen Brown and Zvonko Vranesic, Fundamentals of Digital Logic with VHDL Design, 2 nd or
More informationSequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements
The Islamic University of Gaza Engineering Faculty Department of Computer Engineering Spring 2018 ECOM 2022 Khaleel I. Shaheen Sequential Digital Design Laboratory Manual Experiment #3 Flip Flop Storage
More informationLogic Design ( Part 3) Sequential Logic- Finite State Machines (Chapter 3)
Logic esign ( Part ) Sequential Logic- Finite State Machines (Chapter ) Based on slides McGraw-Hill Additional material 00/00/006 Lewis/Martin Additional material 008 Roth Additional material 00 Taylor
More information