FX5210 FX5210 VIO VDD SCLK SDATA GHz DP10T Switch with MIPI RFFE Interface for Diversity Applications. Features. Description.

Transcription

1 FX GHz DP10T Switch with MIPI RFFE Interface for Diversity Applications Description The FX5210 is a dual single-pole, five-throw(2xsp5t) switch designed for diversity applications from 400MHz to 3.8GHz. The RF performance is optimized with low insertion loss to guarantee the stringent requirements of Carrier Aggregation. The FX5210 is compatible with RFFE serial controll. Low insertion loss is exhibited in every path in FX5210, from the antenna port to any of the RF port, with high isolation between both opposite and adjacent paths. In addition, the FX5210 also achieves excellent linearity performance, suitable for Carrier Aggregation. The SOI architecture in FX5210 removes the external DC blocking capacitors to save the cost and PCB space for end customers. The FX5210 is encapsulated in a compact 1.6mm x 2.4mm, 16-pin, LGA package, with low profile of 0.55mm. This product is RoHS-compliant and halogen free. The FX5210 is rated to Moisture Sensitivity Level 3(MSL3) at 260 C per JEDEC J-STD Features Broadband support GHz Advanced SOI process Low insertion loss Excellent linearity Dual antenna ports MIPI RFFE interface No external DC blocking capacitor required Small LGA package, 1.6mm x 2.4mm x 0.55mm, 16-pin ESD Class 1C Green product Block Diagram RFA1 RFA2 RFA3 RFA4 RFA5 ANT_A Application Diversity for Carrier Aggregation RFB1 RFB2 RFB3 RFB4 RFB5 ANT_B MIPI Decoder VDD VIO SDATA SCLK 1

2 Absolute Maximum Ratings Parameter Rating Unit Supply Voltage(VDD) 4.5 V MIPI Supply Voltage(VIO) 2 V RF Input Power +28 dbm Operating Temperature -30 to 90 C Storage Temperature -55 to 150 C ESD Caution Appropriate precautions in handling, packaging and testing devices must be observed. ESD Minimum Unit HBM 1000 V Recommended Operating Conditions Parameter Symbol Condition Minimum Typical Maximum Unit Supply Voltage VDD V Supply Current IDD ma MIPI Supply Voltage VIO V Control Current ICTRL ma 2

3 Register_0 Truth Table for ANT_B Register 0 MODE D7 D6 D5 D4 D3 D2 D1 D0 All Isolation RFB RFB RFB RFB RFB Isolation RFB RFB RFB RFB RFB RFB RFB RFB RFB RFB RFB RFB RFB RFB RFB All Isolation All Isolation All Isolation All Isolation All Isolation All Isolation All Isolation All Isolation All Isolation All Isolation

4 Register_1 Truth Table for ANT_A Register 1 MODE D7 D6 D5 D4 D3 D2 D1 D0 All Isolation RFA RFA RFA RFA RFA Isolation RFA RFA RFA RFA RFA RFA RFA RFA RFA RFA RFA RFA RFA RFA RFA All Isolation All Isolation All Isolation All Isolation All Isolation All Isolation All Isolation All Isolation All Isolation All Isolation

5 Pin-Out(Top View) ANT_B ANT_A RFB RFA1 RFB RFA2 RFB RFA3 RFB RFA4 RFB RFA5 VDD SCLK VIO SDATA Pin Definitions Pin Name Description 1 RFB1 ANT_B RF Port 1 2 RFB2 ANT_B RF Port 2 3 RFB3 ANT_B RF Port 3 4 RFB4 ANT_B RF Port 4 5 RFB5 ANT_B RF Port 5 6 VDD DC supply voltage 7 VIO MIPI interface DC voltage 8 SDATA MIPI Data 9 SCLK MIPI Clock 10 RFA5 ANT_A RF Port 5 11 RFA4 ANT_A RF Port 4 12 RFA3 ANT_A RF Port 3 13 RFA2 ANT_A RF Port 2 14 RFA1 ANT_A RF Port 1 15 ANT_A Antenna A port 16 ANT_B Antenna B port 5

6 MIPI RFFE Register Map Register 0 Description Default Notes [7:0] Mode Control 0x00 See Register_0 Truth Table for ANT_B Register 1 Description Default Notes [7:0] Mode Control 0x00 See Register_1 Truth Table for ANT_A Register 26 Description Default Notes [7] Software Reset 0 0:Normal Operation 1:Software Reset [6] Command_Frame _Parity_Error [5] Command_Length _Error [4] Address_Frame _Parity_Error [3] Data_Frame _Parity_Error 0 Command Sequence received with parity error discard command. The RFFE_STATUS register shall reset after it is read. 0 Command length error. The RFFE_STATUS register shall reset after it is read. 0 Address frame with parity error. The RFFE_STATUS register shall reset after it is read. 0 Data frame with parity error. The RFFE_STATUS register shall reset after it is read. [2] Read_Unused_Reg 0 Read command to an invalid address. The RFFE_STATUS register shall reset after it is read. [1] Write_Unused_Reg 0 Write command to an invalid address. The RFFE_STATUS register shall reset after it is read. [0] Bid_Gid_Error 0 Read command with a BROADCAST_ID or GROUP_ID. The RFFE_STATUS register shall reset after it is read. Register 27 Description Default Notes [7:4] Reserved 0000 Reserved [3:0] Group SID 0000 Group Slave ID Register 28 Description Default Notes [7:6] PWR_MODE 00 00:Normal Operation (ACTIVE) 01:Default Settings (STARTUP) 10:Low Power (LOW POWER) 11:Reserved [5] Trigger Mask 2 0 0:Trigger Enable 1:Trigger Disable [4] Trigger Mask 1 0 0:Trigger Enable 1:Trigger Disable [3] Trigger Mask 0 0 0:Trigger Enable 1:Trigger Disable [2] Trigger Register 2 0 Not Supported [1] Trigger Register = Latch Register 1,1 contents [0] Trigger Register = Latch Register 0,1 contents Register 29 Description Default Notes [7:0] Product ID 0xD6 Product ID[7:0] = 0xD6 Register 30 Description Default Notes [7:0] Manufacturer ID 0x4E Manufacturer ID[7:0] = 0x4E 6

7 Register 31 Description Default Notes [7:6] Reserved 00 [5:4] Manufacturer ID 11 Manufacturer ID[9:8] = 11 [3:0] USID 1010 USID =

8 UMTS/TD-SCDMA/LTE RF Electrical Specifications (Test Condition VDD = 2.8V, PIN = 0dBm, Tc = 25 C, 50Ω, unless otherwise specified) Parameter Condition Minimum Typical Maximum Unit Frequency MHz Insertion Loss ANT_A to any OFF TRXA port, ANT_B to any OFF TRXB port: 698MHz to 960MHz 1710MHz to 2170MHz 2300MHz to 2690MHz 3400MHz to 3800MHz db Isolation ANT_A to any OFF TRXA port, ANT_B to any OFF TRXB port: 698MHz to 960MHz 1710MHz to 2170MHz 2300MHz to 2690MHz 3400MHz to 3800MHz db ANT_A to any TRXB port, ANT_B to any TRXA port: 698MHz to 960MHz 1710MHz to 2170MHz 2300MHz to 2690MHz 3400MHz to 3800MHz IMD2 IMD3 ANT_A to ANT_B: 698MHz to 960MHz 1710MHz to 2170MHz 2300MHz to 2690MHz 3400MHz to 3800MHz Receive Freq: 881.5MHz Tone1: 836.5MHz at 20dBm Tone2: 45MHz at -15 dbm Tone2: 1718MHz at -15 dbm Receive Freq: 1960MHz Tone1: 1880MHz at 20dBm Tone2: 80MHz at -15 dbm Tone2: 3840MHz at -15 dbm Receive Freq: 2140MHz Tone1: 1950MHz at 20dBm Tone2: 190MHz at -15 dbm Tone2: 4090MHz at -15 dbm Receive Freq: 881.5MHz Tone1: 836.5MHz at 20dBm Tone2: 791.5MHz at -15 dbm Tone2: MHz at -15 dbm Receive Freq: 1960MHz Tone1: 1880MHz at 20dBm Tone2: 1800MHz at -15 dbm Tone2: 5720MHz at -15 dbm Receive Freq: 2140MHz Tone1: 1950MHz at 20dBm Tone2: 1760MHz at -15 dbm Tone2: 6040MHz at -15 dbm Switching Time 10% to 90% RF 2 μs dbm dbm dbm dbm dbm dbm 8

9 Application Schematic ANT_B ANT_A RFB RFA1 RFB RFA2 RFB RFA3 RFB RFA4 RFB RFA5 VDD SCLK C2 1nF C1 1nF VIO SDATA 1. RF input and output are 50-Ohm microstrip. 2. The values for capacitors and inductor could be changed according to different applications. 9

10 Evaluation Board Layout Board Size 50mm x 50mm Notes for Evaluation Board 1. The copper pad on the bottom of the package should be soldered to the ground plane of the evaluation board. 2. The ground pad area should be big enough and there should be many the through vias on this ground pad, which are critical for thermal and RF performance. 3. The thickness of copper on both surface sides of the evaluation board is recommended to be 1 or 2 ounce. 4. Measurement data in this datasheet is based on an Rogers board with 1.2 mm thickness and 1 ounce copper on surface. 10

11 Package Dimensions 11

12 Marking Specification 5210 XXXX Part Number (4 digits) Lot Number (4 digits) Packaging Information Package Type Unit Size Max Reel Diameter Type Width Pocket Pitch Reel Capacity Tape and Reel 1.6mm x 2.4mm x 0.55mm 7 8mm 4mm

13 Order Information ORDER NUMBER TEMPERATURE PACKAGE DESCRIPTION TYPE FX5210TR1-30 C ~ 90 C 16-Pin, 1.6mm x 2.4mm x 0.55mm LGA Module Halogen Free Tape & Reel, 3000 pcs per Reel Revision History Revision DS Initial release. Description Lansus Technologies Inc. Room# 318, 3/F, Block B, Guoren Building, Keji zhong 3 Road, high technique park, Nanshan Area, Shenzhen, China, For product information, please go to our website: Or send to: info@lansus.com.cn Copyright 2015, Lansus Technologies Inc. All rights reserved. THE CONTENT OF THIS DOCUMENT ( CONTENT ) IS PROVIDED AS IS AND ON AN AS AVAILABLE BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED OR OTHRTWISE, INCLUDING BUT NOT LIMITED TO IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, NON-INFRINGEMENT OR OTHER VIOLATION OF RIGHTS. LANSUS DOES NOT WARRANT THAT CONTENT CONTAINED HEREIN WILL BE ERROR FREE. LANSUS MAY MODIFY, SUSPEND, WITHDRAW OR DIS- CONTINUE, TEMPORARILY OR PERMANENTLY, THE CONTENT, IN WHOLE OR IN PART, AT ANY TIME WITH OR WITHOUT NOTICE TO CUSTOMER. LANSUS SHALL NOT BE LIABLE FOR ANY DAMAGES FOR THE ABOVE, INCLUDING SPECIAL, INDIRECT, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF CONTENT, WHETHER OR NOT THE RECIPIENT OF CONTENT HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 13