VHDL Upgrading of a TNT2 card
|
|
- Rafe Merritt
- 6 years ago
- Views:
Transcription
1 VHDL Upgrading of a TNT2 card 1) Get some JTAG programming device ) Download the software to program Xilinx Component : IMPACT ) Virtex s 3 EEPROM s upgrade ) Spartan s EEPROM upgrade ) TUC s upgrade... 8 A TNT2 board contains 3 different software pieces: The VHDL code for FPGA s : o Virtex II: the default software used at startup is stored in some 3 EEPROMS. For some tests, another software can also be stored in some other FLASH EEPROM. The TUC software is necessary for putting the code on board and in order to let the Virtex II boot on this secondary software/flash memory. o Spartan. The code of this FPGA is quiet very stable and doesn t change at all. The Spartan FPGA get his software also from some attached EEPROM. Some JTAG programming device is needed in order to put the MCS files (VHDL compiled code) within Virtex or Spartan s attached EEPROMs. The C-like code for the microcontroller chip USB-FX2. This code is the most stable since the beginning of the TNT development. Although a TNT2 board has/needs some PC control software: TUC (Tnt USB Control) or DTUC. During the TNT development, when some features are added or corrected, only 2 of these 4 softwares are concerned and must often/mainly be upgraded together: the Virtex2 VHDL and the TUC that is in charge of communicating with this VHDL software. For example, some older TUC will probably not work properly with a new VHDL code. We will here mainly consider the Virtex and Spartan default software upgrade stored in their default EEPROM s (as the flash memory upgrade is covered by the TNT2 user manual). 1) Get some JTAG programming device Each of the 2 FPGA s (Spartan and Virtex) and their associated EEPROM s are accessible trough some JTAG chain. In order to upgrade one FPGA, you need to connect some specific JTAG programming device at some specific pin s on the TNT2 card (see later). For example, a JTAG compatible MultiLinx download cable from Xilinx can be used, as the one showed in the figure:
2 The MultiLinx cable has an USB interface, so it can be accessed from any standard PC. The necessary drivers for a correct working operation have to be downloaded from the xilinx website ( With the help of this cable, the configuration can be downloaded through the JTAG port contained on the TNT2. The pin assignment mapping can be found in the TNT2 documentation. 2) Download the software to program Xilinx Component : IMPACT In order to load new configuration/program/code into the EEPROM s, the user has to download the full software of Xilinx called ISE WebPACK even if only Impact Software is really useful... The web link is : Search about the software suite called ISE WebPACK. You will probably have to register at the site but the software is free. 3) Virtex s 3 EEPROM s upgrade In order to load the new software for the Virtex, the user must provide with three *.mcs files, named (for example) tnt2_n_virtex2_2.mcs, tnt2_n_virtex2_1.mcs, tnt2_n_virtex2_0.mcs Whatever, the filename used, note that these 3 files must have some numbering like FileName_0.mcs, FileName_1.mcs and FileName_2.mcs Those files are to be downloaded into the three EEPROM memories that stores the configuration of the Virtex II at power on. For this, a JTAG compatible MultiLinx download cable from Xilinx is necessary, as the one showed in the figure:
3 The MultiLinx cable has an USB interface, so it can be accessed from any standard PC. The necessary drivers for a correct working operation have to be downloaded from the xilinx website ( With the help of this cable, the configuration can be downloaded through the JTAG port contained on the TNT2. The pin assignment mapping can be found in the TNT2 documentation. In the figure below, the JTAG port which accesses the Virtex II is the one at the left named J4 (Vcc pin 7) and Spartan II is at the right named J6. The exact JTAG pin mapping is :
4 The software needed to command the MultiLinx cable is called impact and is part of the standard Xilinx development tools distribution. It can be freely downloaded from the xilinx website ( too. Once started, the JTAG chain must be initialized. At this moment, the three EEPROMS along with the Virtex II FPGA should be presented, along with a synoptic of the JTAG chain relying all the components. This is showed in the figure. A different configuration file can be assigned to each component. The file named tnt2_n_virtex2_2.mcs should be assigned to the leftmost EEPROM, the tnt2_n_virtex2_0.mcs should be assigned at right, while the tnt2_n_virtex2_1.mcs must be put in the middle EEPROM. Finally, each of the EEPROMS can be programmed individually, one by one. Any of the previous steps can be executed with the help of the right mouse button.
5 Note : the current VHDL version actually used by a board can be seen in the TUC s main screen. When upgrading the VHDL, please note the changes. Example : with some older TUC V2.2, the description of the Virtex VHDL loaded appears in the main part : The third line of descriptive text in the upper part of the screen came from the Virtex, in the old version, it is something like RTEXII : minimal version V.0.1FLASH 09/2004. After upgrading the 3 EEPROM s content and the TUC version, some new description text should appear:
6 The third line of descriptive text in the upper part of the screen came from the Virtex, in the new version, it is something like VII-TNT2-TEST : V.1.0 RAM 03/ ) Spartan s EEPROM upgrade In order to load the new software for the Spartan, the user must provide with only one *.mcs file, named (for example) tnt2_d_spartan2.mcs This file is to be downloaded into the EEPROM memory that stores the configuration of the Spartan II at power on. For this, the procedure is similar to the upgrade of the Virtex II (see chapter 1). The only thing to do is to plug the USB cable linked to the JTAG programmer to the appropriate connector into the TNT2 card (see the 2 following figures).
7
8 5) TUC s upgrade Go to the IPHC website and look at the TUC s installation instruction.
Sundance Multiprocessor Technology Limited. Capture Demo For Intech Unit / Module Number: C Hong. EVP6472 Intech Demo. Abstract
Sundance Multiprocessor Technology Limited EVP6472 Intech Demo Unit / Module Description: Capture Demo For Intech Unit / Module Number: EVP6472-SMT949 Document Issue Number 1.1 Issue Data: 27th April 2012
More informationFPGA-BASED EDUCATIONAL LAB PLATFORM
FPGA-BASED EDUCATIONAL LAB PLATFORM Mircea Alexandru DABÂCAN, Clint COLE Mircea Dabâcan is with Technical University of Cluj-Napoca, Electronics and Telecommunications Faculty, Applied Electronics Department,
More informationUsing the XSV Board Xchecker Interface
Using the XSV Board Xchecker Interface May 1, 2001 (Version 1.0) Application Note by D. Vanden Bout Summary This application note shows how to configure the XC9510 CPLD on the XSV Board to enable the programming
More informationSundance Multiprocessor Technology Limited. Capture Demo For Intech Unit / Module Number: C Hong. EVP6472 Intech Demo. Abstract
Sundance Multiprocessor Technology Limited EVP6472 Intech Demo Unit / Module Description: Capture Demo For Intech Unit / Module Number: EVP6472-SMT909 Document Issue Number 1.1 Issue Data: 25th Augest
More informationMemec Spartan-II LC User s Guide
Memec LC User s Guide July 21, 2003 Version 1.0 1 Table of Contents Overview... 4 LC Development Board... 4 LC Development Board Block Diagram... 6 Device... 6 Clock Generation... 7 User Interfaces...
More informationKeymaker for MB trucks.
Keymaker for MB trucks. user s manual.. Introduction. The Keymaker for MB trucks designed for: - new key programming using ECU EEPROM; - cloning of original key. Supported car models: Mercedes Benz Actros,
More informationEEM Digital Systems II
ANADOLU UNIVERSITY DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EEM 334 - Digital Systems II LAB 3 FPGA HARDWARE IMPLEMENTATION Purpose In the first experiment, four bit adder design was prepared
More informationCHAPTER 3 EXPERIMENTAL SETUP
CHAPTER 3 EXPERIMENTAL SETUP In this project, the experimental setup comprised of both hardware and software. Hardware components comprised of Altera Education Kit, capacitor and speaker. While software
More informationSpartan-II Development System
2002-May-4 Introduction Dünner Kirchweg 77 32257 Bünde Germany www.trenz-electronic.de The Spartan-II Development System is designed to provide a simple yet powerful platform for FPGA development, which
More informationManual Version Ver 1.0
The BG-3 & The BG-7 Multiple Test Pattern Generator with Field Programmable ID Option Manual Version Ver 1.0 BURST ELECTRONICS INC CORRALES, NM 87048 USA (505) 898-1455 VOICE (505) 890-8926 Tech Support
More informationSpartan-II Development System
2002-May-4 Introduction Dünner Kirchweg 77 32257 Bünde Germany www.trenz-electronic.de The Spartan-II Development System is designed to provide a simple yet powerful platform for FPGA development, which
More informationProgrammable Logic Design I
Programmable Logic Design I Introduction In labs 11 and 12 you built simple logic circuits on breadboards using TTL logic circuits on 7400 series chips. This process is simple and easy for small circuits.
More informationUser Manual. Product Link:
User Manual Product Name: "AVR JTAG ICE Emulator" Product Model: PRG-00025 Product Link: https://techshopbd.com/product-categories/avr-98764/3189/avr-jtag-ice-emulatortechshop-bangladesh Note: This AVR
More informationFPGA Laboratory Assignment 4. Due Date: 06/11/2012
FPGA Laboratory Assignment 4 Due Date: 06/11/2012 Aim The purpose of this lab is to help you understanding the fundamentals of designing and testing memory-based processing systems. In this lab, you will
More informationCoLinkEx JTAG/SWD adapter USER MANUAL
CoLinkEx JTAG/SWD adapter USER MANUAL rev. A Website: www.bravekit.com Contents Introduction... 3 1. Features of CoLinkEX adapter:... 3 2. Elements of CoLinkEx programmer... 3 2.1. LEDs description....
More informationConnecting To and Programming the LPC2148 Blue Board. Method 1 ISP (In-System Programming) w/ Flash Magic
Connecting To and Programming the LPC2148 Blue Board We have two primary methods of programming the LPC2148 Blue Board. We can use the supplied bootloader with ISP (In-System Programming) or JTAG (better
More informationCOE758 Xilinx ISE 9.2 Tutorial 2. Integrating ChipScope Pro into a project
COE758 Xilinx ISE 9.2 Tutorial 2 ChipScope Overview Integrating ChipScope Pro into a project Conventional Signal Sampling Xilinx Spartan 3E FPGA JTAG 2 ChipScope Pro Signal Sampling Xilinx Spartan 3E FPGA
More informationAMRAD Charleston SDR Project Quick Start 4 April. 2010
AMRAD Charleston SDR Project Quick Start 4 April. 2010 Welcome to the AMRAD Charleston SDR Project. This project springs from the work of John Schwacke and Terry Fox, WB4JFI, both in Charleston SC. John
More informationYellow Frog. Manual Version 1.1
Yellow Frog Manual Version 1.1 1 YellowFrog Contents PC Requirements...... 2 YellowFrog Power Meter Measurement.... 3 YellowFrog PC Software..... 3 Main Screen....... 4 Input Overload....... 5 Battery
More informationVirtex-II Pro and VxWorks for Embedded Solutions. Systems Engineering Group
Virtex-II Pro and VxWorks for Embedded Solutions Systems Engineering Group Embedded System Development Embedded Solutions Key components of Embedded systems development Integrated development environment
More informationUsing SignalTap II in the Quartus II Software
White Paper Using SignalTap II in the Quartus II Software Introduction The SignalTap II embedded logic analyzer, available exclusively in the Altera Quartus II software version 2.1, helps reduce verification
More information18 Nov 2015 Testing and Programming PCBA s. 1 JTAG Technologies
8 Nov 25 Testing and Programming PCBA s JTAG Technologies The importance of Testing Don t ship bad products to your customers, find problems before they do. DOA s (Death On Arrival) lead to huge costs
More informationTVW750USBD ATSC Tuner Quick install manual
Getting Started TVW750USBD ATSC Tuner Quick install manual The Diamond TVW750USBD ATSC Tuner is fully compatible for your Windows desktop PC or laptop. Important Notice: All channels are subject to coverage
More informationTTC Interface Module for ATLAS Read-Out Electronics: Final production version based on Xilinx FPGA devices
Physics & Astronomy HEP Electronics TTC Interface Module for ATLAS Read-Out Electronics: Final production version based on Xilinx FPGA devices LECC 2004 Matthew Warren warren@hep.ucl.ac.uk Jon Butterworth,
More informationLogiCORE IP Spartan-6 FPGA Triple-Rate SDI v1.0
LogiCORE IP Spartan-6 FPGA Triple-Rate SDI v1.0 DS849 June 22, 2011 Introduction The LogiCORE IP Spartan -6 FPGA Triple-Rate SDI interface solution provides receiver and transmitter interfaces for the
More informationLecture 10: Programmable Logic
Lecture 10: Programmable Logic We ve spent the past couple of lectures going over some of the applications of digital logic And we can easily think of more useful things to do like having a 7-segment LED
More informationCombo Board.
Combo Board www.matrixtsl.com EB083 Contents About This Document 2 General Information 3 Board Layout 4 Testing This Product 5 Circuit Diagram 6 Liquid Crystal Display 7 Sensors 9 Circuit Diagram 10 About
More informationAT18F Series Configurators. Application Note. Stand-alone or In-System Programming Applications for AT18F Series Configurators. 1.
Stand-alone or In-System Programming Applications for AT18F Series Configurators 1. Overview The AT18F Series Configurators, which include AT18F010-30XU (1M), AT18F002-30XU (2M), AT18F040-30XU (4M), and
More informationOpenXLR8: How to Load Custom FPGA Blocks
OpenXLR8: How to Load Custom FPGA Blocks Webinar Breakdown: Introduc*on to pseudorandom number generator (LFSR) code Review of Verilog wrapper interface to microcontroller Simula*on with Mentor Graphics
More informationAuthentic Time Hardware Co-simulation of Edge Discovery for Video Processing System
Authentic Time Hardware Co-simulation of Edge Discovery for Video Processing System R. NARESH M. Tech Scholar, Dept. of ECE R. SHIVAJI Assistant Professor, Dept. of ECE PRAKASH J. PATIL Head of Dept.ECE,
More informationLFSRs as Functional Blocks in Wireless Applications Author: Stephen Lim and Andy Miller
XAPP22 (v.) January, 2 R Application Note: Virtex Series, Virtex-II Series and Spartan-II family LFSRs as Functional Blocks in Wireless Applications Author: Stephen Lim and Andy Miller Summary Linear Feedback
More informationSXGA096 DESIGN REFERENCE BOARD
SXGA096 DESIGN REFERENCE BOARD For Use with all emagin SXGA096 OLED Microdisplays USER S MANUAL VERSION 1.0 TABLE OF CONTENTS D01-501152-01 SXGA096 Design Reference Board User s Manual i 1. INTRODUCTION...
More informationUnicable II Programmer. IDLU-PROG01-OOOOO-OPP Item: Installation & User Guide
Unicable II Programmer IDLU-PROG01-OOOOO-OPP Item: 5273 Installation & User Guide 1 2 Thank you for purchasing Inverto s advanced Unicable II programmer. Before installing and using the programmer, please
More informationFPGA Implementation of DA Algritm for Fir Filter
International Journal of Computational Engineering Research Vol, 03 Issue, 8 FPGA Implementation of DA Algritm for Fir Filter 1, Solmanraju Putta, 2, J Kishore, 3, P. Suresh 1, M.Tech student,assoc. Prof.,Professor
More informationField Programmable Gate Array (FPGA) Based Trigger System for the Klystron Department. Darius Gray
SLAC-TN-10-007 Field Programmable Gate Array (FPGA) Based Trigger System for the Klystron Department Darius Gray Office of Science, Science Undergraduate Laboratory Internship Program Texas A&M University,
More informationRemote Diagnostics and Upgrades
Remote Diagnostics and Upgrades Tim Pender -Eastman Kodak Company 10/03/03 About this Presentation Motivation for Remote Diagnostics Reduce Field Maintenance costs Product needed to support 100 JTAG chains
More informationDesign and Implementation of SOC VGA Controller Using Spartan-3E FPGA
Design and Implementation of SOC VGA Controller Using Spartan-3E FPGA 1 ARJUNA RAO UDATHA, 2 B.SUDHAKARA RAO, 3 SUDHAKAR.B. 1 Dept of ECE, PG Scholar, 2 Dept of ECE, Associate Professor, 3 Electronics,
More informationEmbedded Master Module
September 14, 2011 G H I Comparison Document Embedded Master Module E l e c t r o n i c s GHI Electronics offers various.net Micro Framework hardware solutions that fit a wide range of applications with
More informationDigilent Nexys-3 Cellular RAM Controller Reference Design Overview
Digilent Nexys-3 Cellular RAM Controller Reference Design Overview General Overview This document describes a reference design of the Cellular RAM (or PSRAM Pseudo Static RAM) controller for the Digilent
More informationDE2-115/FGPA README. 1. Running the DE2-115 for basic operation. 2. The code/project files. Project Files
DE2-115/FGPA README For questions email: jeff.nicholls.63@gmail.com (do not hesitate!) This document serves the purpose of providing additional information to anyone interested in operating the DE2-115
More informationAPPLICATION NOTE 4312 Getting Started with DeepCover Secure Microcontroller (MAXQ1850) EV KIT and the CrossWorks Compiler for the MAXQ30
Maxim > Design Support > Technical Documents > Application Notes > Microcontrollers > APP 4312 Keywords: MAXQ1850, MAXQ1103, DS5250, DS5002, microcontroller, secure microcontroller, uc, DES, 3DES, RSA,
More informationUsing the XC9500/XL/XV JTAG Boundary Scan Interface
Application Note: XC95/XL/XV Family XAPP69 (v3.) December, 22 R Using the XC95/XL/XV JTAG Boundary Scan Interface Summary This application note explains the XC95 /XL/XV Boundary Scan interface and demonstrates
More informationLCD STIMULUS DISPLAY for ENV-007/008 CHAMBERS
instrumentation and software for research LCD STIMULUS DISPLAY for ENV-007/008 CHAMBERS ENV-132M USER S MANUAL DOC-291 Rev. 1.0 Copyright 2015 All Rights Reserved P.O. Box 319 St. Albans, Vermont 05478
More informationDX-10 tm Digital Interface User s Guide
DX-10 tm Digital Interface User s Guide GPIO Communications Revision B Copyright Component Engineering, All Rights Reserved Table of Contents Foreword... 2 Introduction... 3 What s in the Box... 3 What
More informationMedia Tube HO ActionPad Configuration Manual V0.2 User Version
Media Tube HO Media Tube HO ActionPad Configuration Manual V0.2 User Version Cover: Media Tube HO RGBW/RGB/White Direct View Media Tube HO RGBW/RGB/White Diffused CONTENT 1. INTRODUCTIOn 3 2. Connection
More informationFiber Optic Extender User Manual. Model: CV-F01-TX
Fiber Optic Extender User Manual Model: CV-F01-TX 1. I/O Connectors Figure 1 CV-F01-TX Fiber Optic Transmitter I/O Connectors 2. Connection introduction Figure 2 CV-F01-TX Fiber Optic Transmitter Connection
More informationQuick Guide Book of Sending and receiving card
Quick Guide Book of Sending and receiving card ----take K10 card for example 1 Hardware connection diagram Here take one module (32x16 pixels), 1 piece of K10 card, HUB75 for example, please refer to the
More informationUniversity Program Design Laboratory Package
University Program Design Laboratory Package November 1999, ver. 1.02 User Guide Introduction The University Program Design Laboratory Package was designed to meet the needs of universities teaching digital
More informationCopyright 2018 Xi an NovaStar Tech Co., Ltd. All Rights Reserved. No part of this document may be copied, reproduced, extracted or transmitted in any
Document Version: Document Number: V1.1.0 NS110100423 A8s Receiving Card Copyright 2018 Xi an NovaStar Tech Co., Ltd. All Rights Reserved. No part of this document may be copied, reproduced, extracted
More informationENGG2410: Digital Design Lab 5: Modular Designs and Hierarchy Using VHDL
ENGG2410: Digital Design Lab 5: Modular Designs and Hierarchy Using VHDL School of Engineering, University of Guelph Fall 2017 1 Objectives: Start Date: Week #7 2017 Report Due Date: Week #8 2017, in the
More informationUniversity Program Design Laboratory Package
University Program Design Laboratory Package August 1997, ver. 1 User Guide Introduction The University Program Design Laboratory Package was designed to meet the needs of universities teaching digital
More informationA Motor can be in many groups, by assigning additional channel# on it.
Timer Remote Control Instruction How to use the channel numbers - There are 32 channels on the Remote Control Timer you can assign to Curtain Motor(s). To operate the Motors individually by itself only,
More informationUniversity Program Design Laboratory Package
University Program Design Laboratory Package October 2001, ver. 2.0 User Guide Introduction The University Program (UP) Design Laboratory Package was designed to meet the needs of universities teaching
More informationBooya16 SDR Datasheet
Booya16 SDR Radio Receiver Description The Booya16 SDR radio receiver samples RF signals at 16MHz with 14 bits and streams the sampled signal into PC memory continuously in real time. The Booya software
More informationVNS2210 Amplifier & Controller Installation Guide
VNS2210 Amplifier & Controller Installation Guide VNS2210 Amplifier & Controller Installation 1. Determine the installation location for the VNS2210 device. Consider the following when determining the
More informationRadar Signal Processing Final Report Spring Semester 2017
Radar Signal Processing Final Report Spring Semester 2017 Full report report by Brian Larson Other team members, Grad Students: Mohit Kumar, Shashank Joshil Department of Electrical and Computer Engineering
More informationPicoBlaze. for Spartan-3, Virtex-II, Virtex-IIPRO and Virtex-4 devices. JTAG Loader. Quick User Guide. Kris Chaplin and Ken Chapman
PicoBlaze for Spartan-3, Virtex-II, Virtex-IIPRO and Virtex-4 devices JTAG Loader Quick User Guide Kris Chaplin and Limited Warranty and Disclaimer. These designs are provided to you as is. Xilinx and
More informationLab 13: FPGA Circuit Realization Ian Callahan
Callahan 1 Lab 13: FPGA Circuit Realization Ian Callahan (ipc8@pitt.edu) Purpose The goal of this lab was to implement the circuit description from Lab 12 and implement it on a Field Programmable Gate
More informationPLUSTV 1680ex USER S MANUAL
PLUSTV 1680ex USER S MANUAL Ver 1.0 Contents 1. Instruction... 1 1.1 Functions and features... 1 1.2 Packaged contents... 2 1.3 Technical specifications... 3 2. Remote control instructions... 4 2.1 Diagram
More informationAN ADVERTICING MODUL, DEVELOPED ON THE BASE OF A CPLD PROGRAMABLE DEVICE
AN ADVERTICING MODUL, DEVELOPED ON THE BASE OF A CPLD PROGRAMABLE DEVICE Ivan Simeonov Simeonov Computer System and Technologies TU Gabrovo, 4 Hadji Dimitar St., (5300) Gabrovo, Bulgaria, Tel. +359 66
More information16 Dec Testing and Programming PCBA s. 1 JTAG Technologies
6 Dec 24 Testing and Programming PCBA s JTAG Technologies The importance of Testing Don t ship bad products to your customers, find problems before they do. DOA s (Death On Arrival) lead to huge costs
More informationAVTuner PVR Quick Installation Guide
AVTuner PVR Quick Installation Guide Introducing the AVTuner PVR The AVTuner PVR allows you to watch, record, pause live TV and capture high resolution video on your computer. Features and Benefits Up
More informationDesign of VGA Controller using VHDL for LCD Display using FPGA
International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) Design of VGA Controller using VHDL for LCD Display using FPGA Khan Huma Aftab 1, Monauwer Alam 2 1, 2 (Department of ECE, Integral
More information12. IEEE (JTAG) Boundary-Scan Testing for the Cyclone III Device Family
December 2011 CIII51014-2.3 12. IEEE 1149.1 (JTAG) Boundary-Scan Testing for the Cyclone III Device Family CIII51014-2.3 This chapter provides guidelines on using the IEEE Std. 1149.1 boundary-scan test
More informationLab 4: Hex Calculator
CpE 487 Digital Design Lab Lab 4: Hex Calculator 1. Introduction In this lab, we will program the FPGA on the Nexys2 board to function as a simple hexadecimal calculator capable of adding and subtracting
More informationWhy FPGAs? FPGA Overview. Why FPGAs?
Transistor-level Logic Circuits Positive Level-sensitive EECS150 - Digital Design Lecture 3 - Field Programmable Gate Arrays (FPGAs) January 28, 2003 John Wawrzynek Transistor Level clk clk clk Positive
More informationUniversal ByteBlaster
Universal ByteBlaster Hardware Manual June 20, 2005 Revision 1.1 Amfeltec Corp. www.amfeltec.com Copyright 2008 Amfeltec Corp. 35 Fifefield dr. Maple, L6A 1J2 Contents Contents 1 About this Document...
More informationBTW03 DESIGN CONSIDERATIONS IN USING AS A BACKPLANE TEST BUS International Test Conference. Pete Collins
2003 International Test Conference DESIGN CONSIDERATIONS IN USING 1149.1 AS A BACKPLANE TEST BUS Pete Collins petec@jtag.co.uk JTAG TECHNOLOGIES BTW03 PURPOSE The purpose of this presentation is to discuss
More informationInstructions for DataMark PDF Temperature Logger
Instructions for DataMark PDF Temperature Logger DataMark provides a convenient way to obtain high accuracy temperature data in transit. The unit is a self contained temperature logger that plugs directly
More informationSignalTap Plus System Analyzer
SignalTap Plus System Analyzer June 2000, ver. 1 Data Sheet Features Simultaneous internal programmable logic device (PLD) and external (board-level) logic analysis 32-channel external logic analyzer 166
More informationMultiband Noise Reduction Component for PurePath Studio Portable Audio Devices
Multiband Noise Reduction Component for PurePath Studio Portable Audio Devices Audio Converters ABSTRACT This application note describes the features, operating procedures and control capabilities of a
More informationTVS-2-TAIT VPU-15-TAIT
TVS-2-TAIT High Level Rolling Code Scrambler for the Tait Orca & TM-8000 Radios VPU-15-TAIT Voice Inversion Scrambler for the Tait Orca & TM-8000 Radios Manual Revision: 2018-03-05 Rev B Covers Software
More informationDXP A0808 Quick Start
VIEWSIZE THE WORLD DXP A0808 Quick Start Support any in any out Support independent output switching Support infrared remote control Input and output can be modularized RS 232 loop out for multiple control
More informationDebugging IDT S-RIO Gen2 Switches Using RapidFET JTAG
Titl Debugging IDT S-RIO Gen2 Switches Using RapidFET JTAG Application Note March 29, 2012 About this Document This document discusses common problems that are encountered when debugging with a board that
More informationEntry Level Tool II. Reference Manual. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408) Version : 1.0.
Entry Level Tool II Reference Manual, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Version : 1.0.3 Date : October 7, 2005 Copyright 2005-2006,, Inc. (SLS) All
More informationTEST BOARD FOR EA DOG SERIES
TEST BOARD FOR EA DOG SERIES 9.6.2008 Dimension 66x69x15mm FEATURES * CONNECTION TO USB: SIMPLE USAGE * GOOD FOR ALL EA DOG MODULES 1x8, 2x16, 3x16 and 132x32, 128x64 * NO POWER SUPPLY NECESSARY * WITH
More informationDigital Systems Design
ECOM 4311 Digital Systems Design Eng. Monther Abusultan Computer Engineering Dept. Islamic University of Gaza Page 1 ECOM4311 Digital Systems Design Module #2 Agenda 1. History of Digital Design Approach
More informationVIDEO GRABBER. DisplayPort. User Manual
VIDEO GRABBER DisplayPort User Manual Version Date Description Author 1.0 2016.03.02 New document MM 1.1 2016.11.02 Revised to match 1.5 device firmware version MM 1.2 2019.11.28 Drawings changes MM 2
More informationImplementing SMPTE SDI Interfaces with Artix-7 FPGA GTP Transceivers Author: John Snow
Application Note: Artix-7 Family XAPP1097 (v1.0.1) November 10, 2015 Implementing SMPTE SDI Interfaces with Artix-7 FPGA GTP Transceivers Author: John Snow Summary The Society of Motion Picture and Television
More informationArria-V FPGA interface to DAC/ADC Demo
Arria-V FPGA interface to DAC/ADC Demo 1. Scope Demonstrate Arria-V FPGA on dev.kit communicates to TI High-Speed DAC and ADC Demonstrate signal path from DAC to ADC is operating as part of the signal
More informationResearch on Driving and Data Transmission Technology for DMD
Research on Driving and Data Transmission Technology for DMD Min Qian 1 and Danfeng Hu 2* 1 School of Optoelectronic Information Science and Engineering, Soochow University, China 2 School of Electronics
More informationError connecting to the target: TMS320F28379D. 1 Error message on connecting the target.
Error connecting to the target: TMS320F28379D 1 Error message on connecting the target. [Start: Texas Instruments XDS100v2 USB Debug Probe] Execute the command: %ccs_base%/common/uscif/dbgjtag -f %boarddatafile%
More informationLecture 6: Simple and Complex Programmable Logic Devices. EE 3610 Digital Systems
EE 3610: Digital Systems 1 Lecture 6: Simple and Complex Programmable Logic Devices MEMORY 2 Volatile: need electrical power Nonvolatile: magnetic disk, retains its stored information after the removal
More informationVNS2200 Amplifier & Controller Installation Guide
VNS2200 Amplifier & Controller Installation Guide VNS2200 Amplifier & Controller Installation 1. Determine the installation location for the VNS2200 device. Consider the following when determining the
More informationM89 FAMILY In-System Programmable (ISP) Multiple-Memory and Logic FLASH+PSD Systems for MCUs
In-System Programmable (ISP) Multiple-Memory and Logic FLASH+PSD Systems for MCUs DATA BRIEFING Single Supply Voltage: 5V±10% for M9xxFxY 3 V (+20/ 10%) for M9xxFxW 1 or 2 Mbit of Primary Flash Memory
More informationAT450SAW Programmable Selective Amplifier
AT450SAW Programmable Selective Amplifier LEMELETTRONICA srl Via Grezze 38 25015 Desenzano del Garda (BS) ITALY Tel. +39 030-9120006 Fax +39 030-9123035 www.lemelettronica.it Technical Specifications
More informationEEG A1452 SCTE-104 Inserter Frame Card
EEG A1452 SCTE-104 Inserter Frame Card Product Manual EEG Enterprises, Inc. 586 Main Street Farmingdale, New York 11735 TEL: (516) 293-7472 FAX: (516) 293-7417 Copyright EEG Enterprises, Inc. 2017 All
More informationGuide For Setting Up Your Fortec Lifetime Ultra Receiver
Guide For Setting Up Your Fortec Lifetime Ultra Receiver Setting up your receiver can be tricky. This document will assist in the process of getting you up and running with minimal effort. Back of the
More informationEthernet to VGA over IP Converter
Ethernet to VGA over IP Converter Product ID: IPUSB2VGA The IPUSB2VGA Ethernet to VGA over IP Converter offers versatile VGA video distribution by extending a VGA signal over Ethernet cable, for transmission
More informationivw-ud322 / ivw-ud322f
ivw-ud322 / ivw-ud322f Video Wall Controller Supports 2 x 2, 2 x 1, 3 x 1, 1 x 3, 4 x 1 & 1 x 4 Video Wall Array User Manual Rev. 1.01 i Notice Thank you for choosing inds products! This user manual provides
More informationThe user manual of LED display screen and RH-32G control card.
The user manual of LED display screen and RH-32G control card. ⅠHardware parameters 1 The maximum number of points P10 solid color:32*768 32*256(2 pieces high and 24 pieces wide;2 pieces high and 8 pieces
More informationInstallation & Operation Manual
6G-SDI EXTENDER OVER FIBER 500732 500732-SM10 500732-SM40 500732-SM80 Installation & Operation Manual 94-000764-B SE-000764-B Copyright Notice: Copyright 2015 MuxLab Inc. All rights reserved. Printed in
More informationSingle cable multiswich programmer PC102W
Single cable multiswich programmer PC102W 1. Product description The PC102W - single cable multiswich programmer (in the text - programmer) is useful instrument while configuring and troubleshooting SAT
More informationSingMai Electronics SM06. Advanced Composite Video Interface: DVI/HD-SDI to acvi converter module. User Manual. Revision th December 2016
SM06 Advanced Composite Video Interface: DVI/HD-SDI to acvi converter module User Manual Revision 0.3 30 th December 2016 Page 1 of 23 Revision History Date Revisions Version 17-07-2016 First Draft. 0.1
More informationGOPLCP USER'S MANUAL V 0.9 OHO-Elektronik
GOPLCP USER'S MANUAL V 0.9 OHO-Elektronik www.oho-elektronik.de Author: M.Randelzhofer OHO-Elektronik Michael Randelzhofer Rudolf-Diesel-Str. 8 85221 Dachau Germany WEB: www.oho-elektronik.de EMAIL: info@oho-elektronik.de
More informationPlease follow the safety instructions in your notebook s directions for use.
TV Remote Control Tuner Content Safety Instructions... 2 Battery disposal... 2 Summary... 3 TV card... 3 Remote control... 4 Inserting batteries... 4 Button Layout... 5 Changing the transmission/reception
More informationSpartan-IIE LC Development Board User s Guide
Spartan-IIE LC Development Board User s Guide Version 1.0 March 2003 PN# DS-MANUAL-2SELC Memec Design Development Kit Owners Certificate Thank you for purchasing your Memec Design development kit. As an
More informationFPGA Based Implementation of Convolutional Encoder- Viterbi Decoder Using Multiple Booting Technique
FPGA Based Implementation of Convolutional Encoder- Viterbi Decoder Using Multiple Booting Technique Dr. Dhafir A. Alneema (1) Yahya Taher Qassim (2) Lecturer Assistant Lecturer Computer Engineering Dept.
More informationSAPLING MASTER CLOCKS
SAPLING MASTER CLOCKS Sapling SMA Master Clocks Sapling is proud to introduce its SMA Series Master Clock. The standard models come loaded with many helpful features including a user friendly built-in
More informationFT991 and WSJT-X setup Let s set up the FT991 first 1. Click the Menu/Setup button and set the following menu items to these: i. 029 = 38400bps ii.
FT991 and WSJT-X setup Let s set up the FT991 first 1. Click the Menu/Setup button and set the following menu items to these: i. 029 = 38400bps ii. 030 = 10msec iii. 031 = 38400 iv. 062 = OTHERS v. 064
More information